CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He (0041415)

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

Optimization of Sequential Networks Step in Synthesis: Problem Flow Table Reduce States Minimum-State Table State Assignment Circuit Transition Table Flip-Flop.
ECE Longest Path dual 1 ECE 665 Spring 2005 ECE 665 Spring 2005 Computer Algorithms with Applications to VLSI CAD Linear Programming Duality – Longest.
A Ternary Unification Framework for Optimizing TCAM-Based Packet Classification Systems Author: Eric Norige, Alex X. Liu, and Eric Torng Publisher: ANCS.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Aiman El-Maleh, Ali Alsuwaiyan King Fahd University of Petroleum & Minerals, Dept. of Computer Eng., Saudi Arabia Aiman El-Maleh, Ali Alsuwaiyan King Fahd.
Compression & Huffman Codes
Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Design for Testability Theory and Practice Lecture 11: BIST
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
Lecture 5 Fault Modeling
The max flow problem
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 14 - Testing.
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Exact Two-level Minimization Quine-McCluskey Procedure.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Radial Basis Function Networks
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
Finding Optimum Clock Frequencies for Aperiodic Test Master’s Thesis Defense Sindhu Gunasekar Dept. of ECE, Auburn University Advisory Committee: Dr. Vishwani.
VLSI Testing Lecture 7: Combinational ATPG
Combinatorial Algorithms Unate Covering Binate Covering Graph Coloring Maximum Clique.
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Computational Biology, Part 23 Biological Imaging III G. Steven Vanni Robert F. Murphy Copyright  1998, All rights reserved.
THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Prof. Amr Goneid, AUC1 Analysis & Design of Algorithms (CSCE 321) Prof. Amr Goneid Department of Computer Science, AUC Part 8. Greedy Algorithms.
Christopher Moh 2005 Competition Programming Analyzing and Solving problems.
April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.
CAS 721 Course Project Implementing Branch and Bound, and Tabu search for combinatorial computing problem By Ho Fai Ko ( )
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
OR Chapter 8. General LP Problems Converting other forms to general LP problem : min c’x  - max (-c)’x   = by adding a nonnegative slack variable.
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
The Synthesis of Cyclic Combinational Circuits Marc D.Riedel, Jehoshua Bruck California Institute of Technology Presenter : Chi-Yun Cheng.
Computer Sciences Department1.  Property 1: each node can have up to two successor nodes (children)  The predecessor node of a node is called its.
Manufacture Testing of Digital Circuits
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
Exhaustive search Exhaustive search is simply a brute- force approach to combinatorial problems. It suggests generating each and every element of the problem.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.
ATPG for Synchronous Sequential Circuits ELEC-7950 Spring 2016 Speaker : Mi Yan Student number : mzy0018.
HUFFMAN CODES.
EE465: Introduction to Digital Image Processing
Computer Architecture & Operations I
Computer Architecture & Operations I
Algorithms and representations Structural vs. functional test
VLSI Testing Lecture 7: Combinational ATPG
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Short paths and spanning trees
Overview: Fault Diagnosis
Pattern Compression for Multiple Fault Models
Sequence Pair Representation
Automatic Test Generation for Combinational Circuits
Fault Models, Fault Simulation and Test Generation
332:437 Lecture 3 Hardware Design Methodology and Advanced Logic Design Hardware design.
VLSI Testing Lecture 7: Combinational ATPG
The Greedy Approach Young CS 530 Adv. Algo. Greedy.
Test Data Compression for Scan-Based Testing
Presentation transcript:

CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He ( )

Contents Background of problem Background of problem Algorithm Implementation Algorithm Implementation Combinatorial Computation Combinatorial Computation Algorithm Constraints Algorithm Constraints Summary Summary

How to Test Chips? Source: Essentials of Electronic Testing, Kluwer 2000 … 11 … 00 ….. … 01 Input Patterns Very Large Scale Digital Circuit Output Patterns 10 … 00 … ….. 01 … COMPARATOR STORED CORRECT RESPONSE Test Result

Test Patterns Generation Functional Test Functional Test 1) Generate a complete set of test-patterns 1) Generate a complete set of test-patterns 2) Apply to small circuits 2) Apply to small circuits Structural Test Structural Test 1) Discard equivalent stuck-at faults and the number 1) Discard equivalent stuck-at faults and the number of test patterns is decreased dramatically of test patterns is decreased dramatically 2) Apply to VLSI testing mostly 2) Apply to VLSI testing mostly ATPG Algorithm ATPG Algorithm 1) Inject faulty Bits in test pattern 1) Inject faulty Bits in test pattern 2) High fault coverage 2) High fault coverage Source: Essentials of Electronic Testing, Kluwer 2000

Problem Formulation Given original Test Data : 64 bits long Given original Test Data : 64 bits long 1xxx1001x10xxx0xxx011x0x0xxx1xx0x00xx0x010xxx0x1xxx1xxx01xxx0xxx 1xxx1001x10xxx0xxx011x0x0xxx1xx0x00xx0x010xxx0x1xxx1xxx01xxx0xxx How to remove the redundant bits? How to remove the redundant bits? Which way to achieve the most reduction? Which way to achieve the most reduction? Divide to 8 test patterns with 8 bits long each pattern 0: 1 x x x pattern 1: x 1 0 x x x 0 x pattern 2: x x x 0 x pattern 3: 0 x x x 1 x x 0 pattern 4: x 0 0 x x 0 x 0 pattern 5: 1 0 x x x 0 x 1 pattern 6: x x x 1 x x x 0 pattern 7: 1 x x x 0 x x x

Problem Refinement Combine test patterns by using “don’t care” bits Combine test patterns by using “don’t care” bits Consider each pattern as a single node of a clique Consider each pattern as a single node of a clique Problem refined to achieve the lowest weight Problem refined to achieve the lowest weight Complete Clique Cover

Algorithm Implementation match_count = 8 if two patterns i and k are exactly compatible match_count = 8 if two patterns i and k are exactly compatible Edge[ i ] [ k ] = 1 if patterns i and k are exactly compatible otherwise Edge [ i ] [ k ] = 0 Edge[ i ] [ k ] = 1 if patterns i and k are exactly compatible otherwise Edge [ i ] [ k ] = 0 To create a clique, check the Edge[ i ] [ k ] To create a clique, check the Edge[ i ] [ k ] Weight of edge measured by the compatibility of patterns Weight of edge measured by the compatibility of patterns weight [ i ] [ k ] = 8 such as x weight [ i ] [ k ] = 8 such as x weight [ i ] [ k ] = 4 such as 1 0 x x weight [ i ] [ k ] = 4 such as 1 0 x x

Combinatorial Computing Choose the clique with lowest weight Choose the clique with lowest weight Solution to given test data Solution to given test data P 025 : P 167 : P 34 : x 1 0 x 0 P 025 : P 467 : x 0 P 13 : x 1 0 x 0

Combinatorial Computing Clique 012 found with weight 16! Clique 012 found with weight 16! Clique 025 found with weight 12! Clique 025 found with weight 12! Clique 123 found with weight 20! Clique 123 found with weight 20! Clique 1236 found with weight 44! Clique 1236 found with weight 44! Clique 126 found with weight 20! Clique 126 found with weight 20! Clique 136 found with weight 24! Clique 136 found with weight 24! Clique 167 found with weight 24! Clique 167 found with weight 24! Clique 234 found with weight 24! Clique 234 found with weight 24! Clique 2346 found with weight 48! Clique 2346 found with weight 48! Clique 236 found with weight 24! Clique 236 found with weight 24! Clique 246 found with weight 24! Clique 246 found with weight 24! Clique 346 found with weight 24! Clique 346 found with weight 24! Clique 467 found with weight 24! Clique 467 found with weight 24!

Algorithm Constraints To apply this algorithm, require:  A feasible set of all the possible combinations beforehand  Feasible set always considered as a whole entity  Test data length not oversize  Dimension of test pattern matrix not fixed  Selected cliques to cover all the nodes

Algorithm Refinement Long Test Data should be partitioned based on the specification Long Test Data should be partitioned based on the specification Develop to search for the complete clique cover Develop to search for the complete clique cover Multiple solutions occur Multiple solutions occur Optimal solution not unique Optimal solution not unique Cliques increased tremendously Cliques increased tremendously Long time computing Long time computing Get rid of redundant cliques Get rid of redundant cliques

Summary Manufacturing defect inevitable, chips require test Manufacturing defect inevitable, chips require test Reduce the testing time by test data compression Reduce the testing time by test data compression By this algorithm: Test data matrix reduced from 8 x 8 to 3 x 8 Test data matrix reduced from 8 x 8 to 3 x 8 Optimal solution easily reached for short test data Optimal solution easily reached for short test data but usually not unique but usually not unique Refinement required for long test data Refinement required for long test data