1 Recap lecture 22 Applications of complementing and incrementing machines, Equivalent machines, Moore equivalent to Mealy, proof, example, Mealy equivalent.

Slides:



Advertisements
Similar presentations
1 A latch is a pair of cross-coupled inverters –They can be NAND or NOR gates as shown –Consider their behavior (each step is one gate delay in time) –From.
Advertisements

Clocked Synchronous State-machine Analysis
Analysis of Clocked Sequential Circuits
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Computer Architecture CS 215
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Computing Machinery Chapter 5: Sequential Circuits.
Lecture # 14 Theory Of Automata By Dr. MM Alam 1.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
State Machines.
Unit 14 Derivation of State Graphs
CSC312 Automata Theory Lecture # 19 Chapter # 8 by Cohen Finite Automata with Output.
Moore machine and Mealy machine (P.274)
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 11 Binary Adder/Subtractor.
Lecture # 15 Theory Of Automata By Dr. MM Alam 1.
Introduction to State Machine
Digital Logic Design Lecture # 19 University of Tehran.
DLD Lecture 26 Finite State Machine Design Procedure.
1 Recap lecture 21 Example of Moore machine, Mealy machine, Examples, complementing machine, Incrementing machine.
Lecture # 12. Nondeterministic Finite Automaton (NFA) Definition: An NFA is a TG with a unique start state and a property of having single letter as label.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Lecture 8 Theory of AUTOMATA
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
CEC 220 Digital Circuit Design Timing Analysis of State Machines
Synchronous Sequential Logic Part I
Lecture # 15. Mealy machine A Mealy machine consists of the following 1. A finite set of states q 0, q 1, q 2, … where q 0 is the initial state. 2. An.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
Dr. ClincyLecture Slide 1 CS Chapter 3 (3A and ) Part 8 of 8 Dr. Clincy Professor of CS.
COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
Materials on the Exam Introduction Data Representation in Computer Systems Boolean Algebra Digital Logic MARIE: An Introduction to a Simple Computer Until.
State Diagrams Tuesday, 12 September State diagram Graphical representation of a state table. –Provides the same information as a state table. –A.
Lecture 14: Theory of Automata:2014 Finite Automata with Output.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 Advanced Theory of Computation Finite Automata with output Pumping Lemma Theorem.
Finite Automata (FA) with Output FA discussed so far, is just associated with R.Es or language. Is there exist an FA which generates an output string corresponding.
Lecture # 16. Applications of Incrementing and Complementing machines 1’s complementing and incrementing machines which are basically Mealy machines are.
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Sequential logic design principles
Introduction to Advanced Digital Design (14 Marks)
Analysis of Clocked Sequential Circuit
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Jeremy R. Johnson Mon. Apr. 3, 2000
Recap D flip-flop based counter Flip-flop transition table
Lecture No. 32 Sequential Logic.
Binary Adder/Subtractor
Sequential Circuits UNIT- IV
Recap lecture 19 NFA corresponding to Closure of FA, Examples, Memory required to recognize a language, Example, Distinguishing one string from another,
Recap lecture 23 Mealy machines in terms of sequential circuit.
Recap Lecture 15 Examples of Kleene’s theorem part III (method 3), NFA, examples, avoiding loop using NFA, example, converting FA to NFA, examples, applying.
Finite Automata with Output
Recap lecture 20 Recap Theorem, Example, Finite Automaton with output, Moore machine, Examples.
Chapter 5 Sequential Circuits.
Finite Automaton with output
Recap Lecture 4 Regular expression of EVEN-EVEN language, Difference between a* + b* and (a+b)*, Equivalent regular expressions; sum, product and closure.
Mealy and Moore Machines
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

1 Recap lecture 22 Applications of complementing and incrementing machines, Equivalent machines, Moore equivalent to Mealy, proof, example, Mealy equivalent to Moore, proof, example

2 Solution of the Task Subtract 39 from 64 Solution:Taking a=64 and b=39. i)Adding 9’s complement (60) of b to a which gives 24 ( ignoring the overflow) ii)Increasing the above result 24, in magnitude, by which is the same as obtained by ordinary subtraction.

3 Example Consider the following sequential circuit The following four types of boxes are used in this circuit NANDDELAYOR AND inputoutput AB

4 Example continued... 1.NAND box (NOT AND): For given inputs, it provides the complement of Boolean AND output. 2.DELAY box (Flip Flop box): It delays the transmission of signal along the wire by one step (clock pulse). 3.OR box: For given inputs, it provides the Boolean OR output. 4.AND box: For the given inputs, it provides the Boolean AND output. The current in the wire is indicated by 1 and 0 indicates the absence of the current.

5 Example continued... There are two points A and B w.r.t. to which following four states of the machine are identified according to the presence and absence of current at these points i.e. 1) q 0 (A=0, B=0)  (0,0) 2) q 1 (A=0, B=1)  (0,1) 3) q 2 (A=1, B=0)  (1,0) 4) q 3 (A=1, B=1)  (1,1)

6 Example continued... The operation of the circuit is such that the machine changes its state after reading 0 or 1. The transitions are determined using the following relations new B = old A new A = (input) NAND (old A AND old B) output = (input) OR (old B) It is to be noted that old A and old B indicate the presence or absence of current at A and B before inputting any letter. Similarly new A and new B indicate the presence or absence of current after reading certain letter.

7 Example continued … At various discrete pulses of a time clock, input is received by the machine and the corresponding output string is generated. The transition at the state q 0 after reading the letter 0, can be determined, along with the corresponding output character as under new B = old A = 0 new A = (input) NAND (old A AND old B) = 0 NAND ( 0 AND 0) = 0 NAND 0 = 1 output = (input) OR (old B) = 0 OR 0 = 0

8 Example continued … Thus after reading 0 at q 0 new B is 0 and new A is 1 i.e.machine will be at state (1,0)  q 2 and during this process it’s output character will be 0. The remaining action of this sequential circuit can be determined as shown by the following suggested transition table of the corresponding Mealy machine

9 Example continued … The corresponding transition diagram may be as follows 1 (0,1)  q 1 1 (1,1)  q 3 q 3  (1,1) 1 (1,1)  q 3 0 q 2  (1,0) 1 (1,0)  q 2 1 q 1  (0,1) 1 (1,0)  q 2 0 q 0  (0,0) Inputting 1 State Output Inputting 0 State Output Old state

10 Example continued … Note: It may be noted that if the string 00 is read at any state, it results ending in state q 3. 0/0, 1/1 1/1 0/1 q0q0 q2q2 q1q1 q3q3

11 Example continued … Running the string on the previous machine, the output string can be determined by the following table Following is a note regarding the sequential circuit under consideration output q3q3 q2q2 q1q1 q3q3 q2q2 q1q1 q3q3 q2q2 q0q0 States Input

12 Note It is to be noted that in this sequential circuit, delay box plays an important role in introducing four states of the machine. NANDDELAYOR AND inputoutput AB

13 Task Build a Mealy machine corresponding to the following sequential circuit NANDDELAYAND inputoutput AB

14 Summing Up Mealy machines in terms of sequential circuit