Work in Progress --- Not for Publication 1 ERD WG 1/22/2009 ERD TWG Emerging Research Devices Telecon Meeting No. 4 Jim Hutchby - Facilitating Thursday,

Slides:



Advertisements
Similar presentations
RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
Advertisements

1 ERD 2012 ITRS Spring Conference – Noordwijk, the Netherlands – Apr. 24, 2012 ITRS Public Conference Emerging Research Devices 2012 ERD Chapter Victor.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Beyond CMOS CTSG Dec. 15, 2009 Work in Progress: Not for Distribution Beyond CMOS CTSG IRC Meeting December 15, 2009 DRAFT.
Work in Progress --- Not for Publication 1 PIDS 7/11/00 PIDS ITWG Meeting PIDS ITWG Emerging Research Devices Working Group Face-to-Face Meeting Jim Hutchby.
Work in progress – do not publish RF&A/MS 1-page update Analog - carrier Frequency bands LF Analog (0-0.4GHz)RF (0.4-30GHz)mm-wave (30-300GHz)THz (>300GHz)
Resonant Tunnelling Devices A survey on their progress.
Single Electron Devices Single-electron Transistors
Metal Oxide Semiconductor Field Effect Transistors
Electrical and Computer Engineering - Santosh Khasanvis, K. M. Masum Habib*, Mostafizur Rahman, Pritish Narayanan, Roger K. Lake* and Csaba Andras Moritz.
Roadmap for Carbon Nanotubes and Graphene ITRS Logic Workshop Tsukuba, Japan George Bourianoff facilitating Sept 23, 2008.
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
Roadmap of Microelectronic Industry. Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power.
ITRS Emerging Logic Device working group George Bourianoff, Intel San Francisco, Ca July 10, 2011 April 10, ERD Meeting Potsdam, Germany 1.
Spin Torque Transfer Logic Proponent; Jim Allen UCSB Friendly Critic: Eli Yablonovitch, Berkeley Reporter: George Bourianoff, Intel.
Microelectromechanical Oscillator-Based Digital Logic Anthony Yeh EE C235, Spring 2009.
Basic Electricity and Electronics Mr. McClean Concepts of Engineering and Technology Copyright © Texas Education Agency, All rights reserved.
Magnetic sensors and logic gates Ling Zhou EE698A.
Single Electron Transistor
1 Motivation: Embracing Quantum Mechanics Feature Size Transistor Density Chip Size Transistors/Chip Clock Frequency Power Dissipation Fab Cost WW IC Revenue.
Quantum Dots Arindam Ghosh. Organization of large number of nanostructures – scalability Utilize natural forces Organic, inorganic and biological systems.
I. ELECTRICAL CONDUCTION
Unit 7, Chapter 24 CPO Science Foundations of Physics.
Alternating Current Circuits
Work in Progress --- Not for Publication 1 ERD WG 7/12-13/08 San Francisco Workshop & FxF Meeting ITRS/ERD ITWG Emerging Research Devices Work Group Workshop.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Device Physics – Transistor Integrated Circuit
International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices Victor Zhirnov and Rainer Waser Seoul,
Work in Progress --- Not for Publication 1 ERD WG 7/10/11 San Francisco FxF Meeting 2011 ERD Critical Review Survey 2011 Process for Critically Reviewing.
Work in Progress --- Not for Publication 1 ERD/ERM WG 4/6-7/2010 Barza, ITALY Workshop & FxF Meeting ITRS ERD/ERM ITWG Workshop Maturity Evaluation for.
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ERD chapters, scope, difficult challenges, taxonomy, etc. An Chen GLOBALFOUNDRIES.
Steven J. Hillenius Executive Vice President Semiconductor Research Corporation Industrial perspective for university research trends Trends in Simulation.
Chapter 23 Alternating Current Circuits Capacitors and Capacitive Reactance The resistance in a purely resistive circuit has the same value at all.
Limitations of Digital Computation William Trapanese Richard Wong.
1 ERD 2011 ITRS Winter Conference – Incheon, Korea – 11 December ITRS Emerging Research Devices Working Group FxF Meeting Washington Hilton Hotel.
J.R.Krenn – Nanotechnology – CERN 2003 – Part 2 page 1 NANOTECHNOLOGY Part 2. Electronics The Semiconductor Roadmap Energy Quantization and Quantum Dots.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
1 Nanoelectronic Memory Devices: Space-Time-Energy Trade-offs Ralph Cavin and Victor Zhirnov Semiconductor Research Corporation.
Confined Carriers DRAGICA VASILESKA PROFESSOR ARIZONA STATE UNIVERSITY.
July 10, 2011MtM WG - ITRS ERD - San Francisco1 “ More-than-Moore ” ERD M. Brillouët – U-In Chung – S. Das – A. Ionescu + H. Bennett – Y. Obeng.
ITRS Emerging Logic Device working group George Bourianoff, Intel Potsdam, Germany April 10, ERD Meeting Potsdam, Germany.
ITRS Spring Conference 2009 Brussels, Belgium 1 Work in Progress: Not for Distribution 2009 ITRS Emerging Research Materials [ERM] March 18-20, 2009 Michael.
ELECTRON AND PHONON TRANSPORT The Hall Effect General Classification of Solids Crystal Structures Electron band Structures Phonon Dispersion and Scattering.
Carbon Nanotubes Related Devices and Applications
NEPP - April/May 2002 Semiconductor Device Options for Low-Temperature Electronics R. K. Kirschman, R. R. Ward and W. J. Dawson GPD Optoelectronics Corp.,
Work in Progress --- Not for Publication 1 ERD WG 1/15/09 ERD TWG Emerging Research Devices Telecon Meeting No. 3 Jim Hutchby - Facilitating Thursday,
Radio-frequency single-electron transistor (RF-SET) as a fast charge and position sensor 11/01/2005.
Critical Review of Critical Assessment Section
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapter 15: FET Introduction: The JFET and MESFET.
Semiconductor Industry Milestones
ITRS workshop on Emerging Spin and Carbon Based Emerging Logic Devices George Bourianoff, Intel Jim Hutchby, SRC Barcelo Renacimiento Hotel Conference.
ERD Logic Section for 2009 ITRS Logic Workshop San Francisco, Ca. Dec 14, 2008 George Bourianoff facilitating.
Introduction to Spintronics
S. E. Thompson EEL Logic Devices Field Effect Devices –Si MOSFET –CNT-FET Coulomb Blockade Devices –Single Electron Devices Spintronics Resonant.
Nanoelectronics Part II Single-Electron and Few-Electron Phenomena and Devices Chapter 6 Tunnel Junctions and Applications of Tunneling
Sarvajanik College of Engineering & Tech. Project By: Bhogayata Aastha Chamadiya Bushra Dixit Chaula Tandel Aayushi Guided By: Bhaumik Vaidya.
Alternating Current Circuits
Graphene Based Transistors-Theory and Operation; Development State
Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 1School.
EE 315/ECE 451 Nanoelectronics I
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
Multiferroics as Data Storage Elements
Technology Roadmap for Nano-electronics
SEMICONDUCTORS. ELECTRONICS: The term electronics is originated from the word Electron. It was first applied to the study of electron movement and its.
Device Physics – Transistor Integrated Circuit
Carbon Nanotube Diode Design
Device Physics – Transistor Integrated Circuit
Alternating Current Circuits
Alternating Current Circuits
Alternating Current Circuits
Presentation transcript:

Work in Progress --- Not for Publication 1 ERD WG 1/22/2009 ERD TWG Emerging Research Devices Telecon Meeting No. 4 Jim Hutchby - Facilitating Thursday, January 22, :00 pm – 6:30pm Eastern US Time Pacific US Central US Eastern US Europe Taiwan/Korea Japan Schedule No. 2: 2pm 4pm 5pm 11pm 6am 7am

Work in Progress --- Not for Publication 2 ERD WG 1/22/2009 Jan. 22, 2009 ERD Telecon Meeting Objectives u Discuss and decide new structure for the 2009 ERD Logic Section tables.

Work in Progress --- Not for Publication 3 ERD WG 1/22/2009 January 22, 2009 ERD Telecon Meeting Agenda 5:00 pm Check in & review meeting Hutchby Objectives/Agenda 5:05 Review proposal for New Logic Tables Bourianoff Hiramoto-san 5:30 Discuss and Decide the New Hiramoto-san 2009 ERD Logic Table structure Bourianoff 6:00 Discuss 2009 ERD Logic Table Bourianoff Entries Hiramoto-san 6:30 Adjourn Meeting

Work in Progress --- Not for Publication 4 ERD WG 1/22/2009 Logic table structure CMOS Extension CNTFET GNRFET III-V Channel replacement Ge channel replacement Nanowire FETs Beyond CMOS- Digital functionality SETFET SPINFET CMOL Beyond CMOS- non- digital Spin wave Domain wall NEMS Electrochemical Molecular All spin BISFET MQCA ?????????????? Tunnel FET IMOS

Work in Progress --- Not for Publication 5 ERD WG 1/22/2009 Device FET Extension FET [A]1D structuresChannel replacement SETMolecularFerromagnetic logic Spin transistor Typical example devicesSi CMOSCNT FET NW FET NW hetero- structures Nanoribbon transistors with graphene III-V compound semiconductor and Ge channel replacement SETCrossbar latch Molecular transistor Molecular QCA Moving domain wall M: QCA Spin Gain transistor Spin FET Spin Torque Transistor Cell Size (spatial pitch) [B] Projected100 nm100 nm [D]300 nm [I]40 nm [O]10 nm [U]140 nm [Y]100 nm [C] Demonstrate d 590 nm ~1.5  m [E] 1700 nm [J]~200 nm [K, L] ~2  m [V] 250 nm [Z, AA] 100  m [AB] Density (device/cm 2 ) Projected1E104.5E96.1E96E101E125E94.5E9 Demonstrate d 2.8E84E73.5E7~2E92E71.6E91E4 Switch Speed Projected12 THz6.3 THz [F]>1 THz10 THz [Q]1 THz [W]1 GHz [Y]40 GHz [AC] Demonstrate d 1.5 THz200 MHz [G]>300 GHz2 THz [R]100 Hz [V]30 Hz [Z, AA]Not known Circuit Speed Projected61 GHz61 GHz [C] 1 GHz [O]1 GHz [U]10 MHz [Y]Not known Demonstrate d 5.6 GHz220 Hz [H] Data not available 1 MHz [P]100 Hz [V]30 Hz [Z]Not known Switching Energy, J Projected3E E-18 1×10 –18 [O] [>1.5×10 –17 ] [S] 5E-17 [X]~1E-17 [Z]3E-18 Demonstrate d 1E-161E-11 [H]1E-16 [J] 8×10 –17 [T] [>1.3×10 –14 ] [S] 3E-7 [V]6E-18 [AA]Not known Binary Throughput, GBit/ns/cm 2 Projected E-2Not known Demonstrate d 1.61E-8 Data not available 2E-42E-95E-8Not known Operational TemperatureRT RT [M, N] RT Materials SystemSi CNT, Si, Ge, III-V, In 2 O 3, ZnO, TiO 2, SiC, InGaAs, InAs, InSb III-V, Si, Ge, Organic molecules Ferromagnetic alloys Si, III-V, complex metals oxides Research Activity [AD] Table ERD7a Emerging Research Logic Devices—Demonstrated and Projected Parameters

Work in Progress --- Not for Publication 6 ERD WG 1/22/2009 Resonant Tunneling Diodes Multi-ferroic Tunnel Junctions Single Electron Transistors Molecular Devices Ferro- Magnetic Devices Frequency Coherent Spin Devices State VariableCharge Dielectric and magnetic domain polarization Charge Molecular conformation Ferromagnetic polarization Precession frequency Response Function Negative differential resistance Four resistive states Staircase I/V from Coulomb blockade HystereticNonlinear Class— Example Multi-ferroic tunnel junction Voltage tunable transfer function CMOL, cross bar latch Amplifiers, buses, switches Spin torque oscillator ArchitectureHeterogeneousMorphic Heterogeneous, morphic MQCA, morphic Morphic Application Elements in hybrid magneto electric circuits Analog pattern matching Associative processing, NP complete, Elements in hybrid magneto- electric circuits Microwave power, tunable rectifiers Comments Additional functionality Density, functionality Density, cost functionality Radiation hard, environmental rugged RF functionality StatusDemo Simulation Material IssuesStray chargeRT DMS Table ERD7b Alternative Information Processing Devices

Work in Progress --- Not for Publication 7 ERD WG 1/22/2009 Logic Table 2007 Version Table (1) Emerging Logic (General Purpose) (2) Alternative Info. Processing Devices Transition Table 2009 Version (Proposed) Table (1) CMOS Extension (2) Beyond CMOS (CMOS Supplement) Transition Table (3) Pure Beyond CMOS (CMOS replacement) Classified by Operation Principles Classified by Principles and Materials T. Hiramoto, Dec. 14, 2009.

Work in Progress --- Not for Publication 8 ERD WG 1/22/2009 year Beyond CMOS Elements ERD-WG in Japan Existing technologies New technologies Evolution of Extended CMOS CMOS Extension CMOS Supplement CMOS Replacement

Work in Progress --- Not for Publication 9 ERD WG 1/22/2009 (1) CMOS Extension Table

Work in Progress --- Not for Publication 10 ERD WG 1/22/2009 (2) Beyond CMOS (CMOS Supplement) - Spin MOSFET (Including STT) - SET (including Molecular SET) - CMOL

Work in Progress --- Not for Publication 11 ERD WG 1/22/2009 (3) Beyond CMOS (CMOS Replacement) - Spin Wave - Domain Wall - NEMS - Electrochemical (Atom Switch, Memoristor?) - Molecular Computing Devices - Spin Transistor

Work in Progress --- Not for Publication 12 ERD WG 1/22/2009 Operation Principles and Materials

ERD Logic Section for 2009 ITRS Logic Workshop San Francisco, Ca. Dec 14, 2008 George Bourianoff facilitating

Proposed Chapter Structure Transition table - same structure 2007 Table 1 - “CMOS Extension” –Include (devices with FET functionality) Low dimensional structures III-V and Ge channel replacement structures Carbon-based material channel replacement structures BTBT devices ? ??????

Proposed Chapter structure (Cont) Table 2 “Beyond CMOS” devices –Category A “Digital Functionality” Spin Devices NEMS switches Atomic and molecular switches ????? –Category B “Non Digital Functionality” Spin devices Multi-ferroic devices Molecular devices ???

Table 1 Proposed changes – “High Performance” >”CMOS Extension” Low dimensional structures :Carbon Nanotube FETs, nanowire FETs, Nanowire heterostructures, GNR FETS. High mobility channel replacement FETs including III-V and Ge Single electron devices - Move to table 2 Molecular devices including atomic switches- focus on molecule on CMOS architecture (CMOL) concept - Move to table 2 Ferromagnetic and coherent spin devices – Move to table 2 Add Band to Band Tunneling Devices ??

Proposed CMOS Extension Entries Low dimensional structures (nanowires) III-V and Ge channel replacement structures Carbon-based material channel replacement structures (CNT and GNR) BTBT devices ? ??????

2007 Alternative Device Table

Table 2 proposed changes “Alternative Information Processing” > “ Beyond CMOS” Resonant Tunneling Diodes – Move to transition table Digital Functionality –Multi-ferroic devices –Spin devices –Single Electron devices Non digital functionality –Molecular Devices – CMOL –Bi-layer graphene devices –MQCA –Frequency Coherent Spin Devices –RF devices Do we want to include some “architecture driven” device?

Proposed “Beyond CMOS” entries Category A “Digital Functionality” –Spin Devices –NEMS switches –Atomic and molecular switches –????? Category B “Non Digital Functionality” –Spin devices –Multi-ferroic devices –Molecular devices –???

Technology Entries(1) FET extensions –Low dimension Channel replacement category CNTFETS and Nanowire FETS Discuss CNTFETs with PIDs –High mobility channel replacements Send III-V and Ge to PIDs Graphene Nanoribbon devices

SETs Move to Table 2 –Some recent work still suggests logic applications –Emphasize non logic applications (recognition) –SETs have been around for a long time –Stray charge will always be problem Nature of Nanotechnology advance online

Molecular devices Move to table 2 Emphasize potential applications in crossbar architectures, CMOL Recent progress will be reviewed Some people believe strongly that the technology has great potential

Ferromagnetic and spin transistor Merge categories and move to table 2 Emphasize non volatile functionality Include MQCA and domain wall applications STTRAM research is driving progress in materials and process

Band to band tunneling devices Include as a category in table 1 ??? Include other steep SS devices Most devices suffer from low I sat or high V d CNT tunnel FETs

Resonant Tunnel Diodes Recommend moving to transition table Pros –Not much recent progress for any logic application Cons –It is an interesting device with NDR –Many people feel strongly about it

Multiferroic and magnetoelectric devices Include multiferroic tunnel junctions, magnetoelectric amplifiers, magnetoelectric drivers and detectors Significant progress in RT mutiferroic and magnetoelectric materials e.g. BFO

ERM table of applications

Proposed structure - table 1

Proposed structure –table 2

Coupling to ERM