A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
OCV-Aware Top-Level Clock Tree Optimization
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Fast Algorithms For Hierarchical Range Histogram Constructions
I/O-Algorithms Lars Arge Fall 2014 September 25, 2014.
Linear Constraint Graph for Floorplan Optimization with Soft Blocks Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Hongliang Li, Senior Member, IEEE, Linfeng Xu, Member, IEEE, and Guanghui Liu Face Hallucination via Similarity Constraints.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Multi-Project Reticle Floorplanning and Wafer Dicing Andrew B. Kahng 1 Ion I. Mandoiu 2 Qinke Wang 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department, University.
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Reticle Floorplanning With Guaranteed Yield for Multi-Project Wafers Andrew B. Kahng ECE and CSE Dept. University of California San Diego Sherief Reda.
Fixed-outline Floorplanning Through Better Local Search
NuCAD ACG - Adjacent Constraint Graph for General Floorplans Hai Zhou and Jia Wang ICCD 2004, San Jose October 11-13, 2004.
Efficient and Robust Computation of Resource Clusters in the Internet Efficient and Robust Computation of Resource Clusters in the Internet Chuang Liu,
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Milestone 1: Gall Gotfried Steven Beigelmacher
Generating Supply Voltage Islands In Core-based System-on-Chip Designs Final Presentation Steven Beigelmacher Gall Gotfried 04/26/2005.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 3: Chip Planning © KLMH Lienig 1 Modern Floorplanning Based on B*-Tree and Fast.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
8/15/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 8. Floorplanning (2)
A Parallel Integer Programming Approach to Global Routing Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer Engineering Jeffrey Linderoth.
Simulated Annealing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, Rasit Onur Topaloglu, and Sung Kyu Lim Department of Electrical and Computer Engineering,
Are Floorplan Representations Important in Digital Design? H. H. Chan, S. N. Adya, I. L. Markov The University of Michigan.
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
Deferred Decision Making Enabled Fixed- Outline Floorplanner Jackey Z. Yan and Chris Chu DAC 2008.
Hyper-heuristics. 2 Outline Hyper-heuristics Hyper-heuristics for strip packing Hyper-heuristics for Stock forecasting Conclusion.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A Memetic Algorithm for VLSI Floorplanning Maolin Tang, Member, IEEE, and Xin Yao, Fellow, IEEE IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS—PART.
Configurable Multi-product Floorplanning Qiang Ma, Martin D.F. Wong, Kai-Yuan Chao ASP-DAC 2010.
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
Floorplan Sizing 1. Floorplanning Algorithms Common Goals  To minimize the total length of interconnect, subject to an upper bound on the floorplan area.
On Routing Fixed Escaped Boundary Pins for High Speed Boards T. Tsai, R. Lee, C. Chin and Y. Kajitani Global UniChip Corp. Hsinchu, Taiwan DATE 2011.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
By P.-H. Lin, H. Zhang, M.D.F. Wong, and Y.-W. Chang Presented by Lin Liu, Michigan Tech Based on “Thermal-Driven Analog Placement Considering Device Matching”
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan Hu*, Zhuo Li**, Charles Alpert** *Dept of Electrical.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
THREE DIMENSIONAL-PALLET LOADING PROBLEM BY ABDULRHMAN AL-OTAIBI.
An O(nm) Time Algorithm for Optimal Buffer Insertion of m Sink Nets Zhuo Li and Weiping Shi {zhuoli, Texas A&M University College Station,
The Early Days of Automatic Floorplan Design
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Partial Reconfigurable Designs
Technology Migration Technique for Designs with Strong RET-driven Layout Restrictions Xin Yuan, Kevin McCullen, Fook-Luen Heng, Robert Walker, Jason Hibbeler,
Sequence Pair Representation
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
EDA Lab., Tsinghua University
Donghui Zhang, Tian Xia Northeastern University
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Problem Given –A set of rectangular blocks among which connections (nets) exist –Specified width w i and height h i for each block b i –Specified rectangular region: W 0, H 0. (Fixed-outline) The fixed-outline floorplanning is to determine coordinates for each block such that –There is no overlapping between any two blocks. –All the blocks are placed inside the specified region (fixed-outline) –Some objectives, such as wire-length, etc., are optimal. W0W0 H0H0

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Previous Work S. Adya and I. Markov, ICCD’01 TCAD’03 (Parquet) –New objective functions; New types of move. C. Lin, et al., ASPDAC’04 –Evolutionary search-based robust fixed-outline floorplanning; Fixed-outline constraint only. R. Liu et al., ISCAS’05. –Instance augmentation; Fixed-outline constraint only. T.C. Chen and Y.W. Chang, ISPD’05. –Adaptive Fast-SA; Weights in the cost function changed Dynamically.

Previous Work (Cont’) The existing fixed-floorplanning methods work well when fixed-outline constraint is the only objective. –Poor success rates when optimizing wire and other objectives. –And when the aspect ratios are far away from one (W=H).

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Overview of Floorplanning Sequence Pair is used for floorplan representation Objective function Solution perturbation –Remove a block randomly –Compute the floorplan of the blocks except the removed one –Select fixed number of candidate insertion points for the removed block by enumerating insertion points –Choose for the removed block one of the candidate insertion points randomly

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Objective Function Objective functions used in the existing fixed- outline floorplanners. –Low success rate when given larger aspect ratios. –Low success rate when other objectives exist. since the function values hardly reach zero when competitions from other objectives exist. –A trade-off between area and aspect ratios. EwEw EhEh H0H0 W0W0 Fixed-outline

Objective Functions (Cont’) Calculate chip area costs for fixed-outline floorplanning (assume λ>1 ) –E W = max(W −W 0, 0) –E H = max(H − H 0, 0) –C 1 and C 2 are user-defined constants –λ is the aspect ratio. High success rates for large aspect ratios High success rate when combined with other objectives EwEw EHEH H0H0 W0W0

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Solution Perturbation –Enhanced Remove and Insertion Remove a block randomly Insert the block –Select some candidate insertion points (CIP, totally 100 here) by Enumerating Insertion Points (EIP) (rough estimation) –Select from the CIPs the insertion point for the removed block

Enumerate Insertion Points (EIP) Sequence Pair (P, M) –(…b i …b j …, …b i …b j …)  b j is left to b i –(…b i …b j …, …b j …b i …)  b j is below b i –An insertion point means one position in P and one position M -- (p, m) In order to evaluate an insertion point, we need to know how much inserting a block into the insertion point will contribute to the chip width and height

EIP – Computing x-coordinates Given a Sequence Pair (P, M) –Coordinates (with origin at the bottom-left corner of the chip) of a block b i only depend on the blocks that are left to b i in the sequence M –Coordinates of the blocks that are right to b i in both P and M are larger than that of b i ( a b c e d f g, a c b d e g f ) ( a b c e d f g, a c b d e g f )

EIP— Computing x-coordinates (Cont’) Based on the previous observations, we can compute the x-coordinates of all insertion points –Given a sequence pair (P, M) = (f c e d b a, c b f a d e) ( f c e d b a, c b f a d e ) Distance of CIPs (p, c + ) to the left boundary: p is before c in P, 0; p is after c in P: 2. Distance of CIPs (p, b + ) to the left boundary: p is before c in P, 0; p is between b and c in P, 2; p is after b: 4.

Enumerating Insertion Points Following pairs of sequences are scanned to compute the distance of an insertion point to the chip boundaries –(P, M): Distance to the left boundary –(P r, M): Distance to the bottom boundary –(P r, M r ): Distance to the right boundary –(P, M r ): Distance to the top boundary P M MrMr PrPr top left bottom right

Enumerating Insertion Points (Cont’) The enumerating is similar to the computation of x- coordinates, but, for each time, we have to scan four lists simultaneously. Without consideration of wire length, the complexity of enumerating is O(n 2 ), which is linear with the number of insertion points. During the enumerating, we take into account only the nets that have connections to the removed block. –a linear piecewise function is used for wire-length calculation.

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

Experimental Results-Success Rate white space percent 10%, all blocks are hard, and the aspect ratios are chosen from the range [1,3] with interval 0.5. Success rate: Parquet (SP) 60%, Parquet (BTree) 100%, NTU-FOFP 94%, IARFP 100%. Runtime: IARFP is the least one. (a tenth part)

Experimental results-Wire White space 10%, 50 runs for n100, 10 runs for n200 and n300. Success rate: IARFP 100%, NTU-FOFP 45%, and Parquet (SP) 34% Wire: IARFP achieved 12% and 7% improvement Runtime: IARFP spent much less time.

Experimental Results-Objective Function Embed objective function into the existing fixed- outline floorplanner NTU-FP –White space: 10% –Aspect ratios: From the range [1,3] with interval 0.5

Outline Problem Previous Work Fixed-outline Floorplanning –Overview –Objective Function –Solution Perturbation Experimental Results Conclusions

We developed a stable fixed-outline floorplanner –A new method for calculating area costs in fixed-outline floorplanning is proposed. –An enhanced remove and insertion solution perturbation method is implemented based on enumerating insertion points. Compared with the existing method, the proposed method is very effective and efficient.

Thanks for your attentions!