Fabric System Architecture Design: two distinct board designs; replicate and connect –modularity allows us to build any configuration of size 2 n Board.

Slides:



Advertisements
Similar presentations
HARDWARE Rashedul Hasan..
Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 3 – New instruction recap Tutorial.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
Concept Generation and Evaluation MSD Project Multi Camera System.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
ZigBee Calvin Choy David Kim Jason Chong Devin Galutira.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Programmable logic and FPGA
SNIFFER CARD for PCI-express channel SNIFFER CARD for PCI-express channel Mid Semester Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
Blackfin BF533 EZ-KIT Control The O in I/O
8-5 DRAM ICs High storage capacity Low cost Dominate high-capacity memory application Need “refresh” (main difference between DRAM and SRAM) -- dynamic.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
Michael Cooper and Troy Davis. Form Factors  The form factor of motherboards pertains to the size and shape of the board. It also describes the physical.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
CS-334: Computer Architecture
Evaluating the Raw microprocessor Michael Bedford Taylor Raw Architecture Group Computer Science and AI Laboratory Massachusetts Institute of Technology.
Objectives How Microcontroller works
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
Embedded Sales Meeting COM Express Carrier. COM Express Carrier Card What is it? –Two PMC slot or two XMC slot on the top side of the board and one COM.
1 Applied Control Systems Technology. 2 Pin configuration Applied Control Systems.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
UART and UART Driver B. Ramamurthy.
Exercise 2 The Motherboard
MAPLD 2009 Presentation Poster Session
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
©Richard L. Goldman 1 AT Style System Board (Animated Presentation) ©Richard L. Goldman April 25, 2002.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
AT94 Training 2001Slide 1 AT94K Configuration Modes Atmel Corporation 2325 Orchard Parkway San Jose, CA Hotline (408) OR.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
PRESENTATION ON MOTHERBOARD. MOTHERBOARD The motherboard is the main circuit board inside your PC. A motherboard is the central printed circuit board.
Top Level View of Computer Function and Interconnection.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Group 5 – Universal Exports Mike Klockow Dan Sparks Jon Hopp Ed Sheriff.
A Reconfigurable Accelerator Card for High Performance Computing Michael Aitken Supervisor: Prof M. Inggs Co-Supervisor: Dr A. Langman.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.
Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Assembling & Disassembling of CPU. Mother Board Components.
® Virtex-E Extended Memory Technical Overview and Applications.
3/22 How a Bus Works. Roll Call Lecture: –general traces addresses sizes types –How a PCI bus works.
Connecting the cRIO to the 12 V power source and your computer
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
8251 USART.
PRM for AM06 Daniel Magalotti Collaboration between: KIT, INFN Pisa and INFN Perugia.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
7-5 DRAM ICs High storage capacity Low cost
EEL 3705 / 3705L Digital Logic Design
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
Programmable Electrically Erasable Logic Devices (PEEL)
FEE Electronics progress
Introduction to Arduino
Presentation transcript:

Fabric System Architecture Design: two distinct board designs; replicate and connect –modularity allows us to build any configuration of size 2 n Board 1: Quad Raw Board Board 2: I/O & Memory Board

The Saman Flip How do we use the same board designs for every position in the fabric? –Quad board symmetric in both dimensions –IO Board symmetric about x-axis compensate for board flip in firmware

Quad Board 4 RAW chips per board pin MICTOR connectors total (4 per side) Power distributed over separate cables from other signals Connectors are stacked to save space

Quad Board Layout Anant, I created the graphic in the previous slide to overlay exactly on this one. Their placement on the slide is also the same. I recommend fading from the previous slide to this one, so the audience can make the conceptual leap from the block diagram to the real layout. 11”

I/O & Memory Board 4 FPGAs 2 64-bit PCI slots 2 Expansion Ports (same as on Raw Handheld board) 4 SDRAM banks symmetric design (thanks Saman!) 11”

Here’s the IO Board schematic in case you want to use it…

Clock Distribution from external input Synchronized clocks for all Raw chips in fabric Delay-Locked Loop uses feedback to tune delay line for clock synchronization Dip switches keep clock dist. general  no custom firmware

Power Distribution 48V distributed to all boards, then down- converted DC-DC converters on each board –1.8V Raw core –1.5V Raw I/O –3V other logic –1.5V is also further down converted to 0.75V supply for HSTL termination System-wide power supply can be up to 3kW

Power Distribution distributed separately from signals external power supply feeds top and bottom rows of I/O Boards power supply

Clock Distribution signal generated and distributed from a center board over MICTOR connectors uses PLLs to deskew the clock at each connection every quad board sends and receives a copy of the clock to its neighbors and we can select which of the input clocks to use using dip switches clock generator

Reset Distribution signal generated by one of the I/O boards and distributed over MICTOR connectors reset originates here