Introduction to HSPICE Speaker : Shang-Jyh Shieh TEL: Lab 7354.

Slides:



Advertisements
Similar presentations
ECE 3130 – Digital Electronics and Design
Advertisements

Lecture 8: SPICE Simulation
EE 積體電路設計導論 Introduction to HSPICE
12- Agenda Introduction 1 Verilog-A Modules 2 DAY 1 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights Reserved Simulating Variability – Design.
EEL102 Introduction to SPICE. Spice – Introduction Spice is a short form of : Simulated Program with Integrated Circuit Emphasis Used for circuit analysis.
Directions given for PSpice Schematics. AttributeDescription DELAYThe time delay before the pulses are started. ONTIMEThe length of time that the pulse.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture10 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
PSpice Tutorial October 13, 2004 Franklin Chiang.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Introduction to Hspice & mWaves
EMT 251 SPICE NETLIST. Introduction SPICE (Simulation with Integrated Circuits Emphasis) SPICE (Simulation with Integrated Circuits Emphasis) General.
Integrated Circuit Simulation Using SPICE David W. Graham Lane Department of Computer Science and Electrical Engineering West Virginia University © David.
What is Spice? Spice is the short form of: Simulated Program with Integrated Circuit Emphasis.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.
Introduction to CMOS VLSI Design SPICE Simulation
IEEE Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Circuit Simulation and Analysis with HSPICE
EE141 Fall 2003 Discussion 1 Tips for Using SPICE.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:
EE4800 CMOS Digital IC Design & Analysis
I.1 ii.2 iii.3 iv.4 1+1=. i.1 ii.2 iii.3 iv.4 1+1=
PSPICE Graphical Tutorial Based on the PSPICE in BR 123.
EE141 Spring 2003 Discussion 1 Tips for Using SPICE.
I.1 ii.2 iii.3 iv.4 1+1=. i.1 ii.2 iii.3 iv.4 1+1=
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 17: Design Considerations Prof. Sherief Reda Division of Engineering, Brown.
Week 9: Series RC Circuit Experiment 14. Circuit to be constructed Shunt resistor It is good practice to short the unused pin on the trimpot when using.
Amplifier Circuit This amplifier circuit DC analysis.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering Circuit Design Verification.
1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)
Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.
 Lab assistants are: Dilara YALÇIN–Kami ÇEVİK  Labs are divided into two sections (same as course sections). Verify your section as soon as possible.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
Open Loop Gain. We test the Open Loop Gain of a CMOS amplifier of Example 3-1. The gain is 30. Experiment
ECE122 – Digital Electronics & Design
Lecture on PSpice. Introduction to SPICE  SPICE was originally developed at the University of California, Berkeley (1975).  Simulation Program for Integrated.
Square Wave Sources: Digclock and Vpulse Directions given for PSpice Schematics.
Optimization With HSpice. Before you start optimizing What are you optimizing for? –Linearity (as in an amplifier) –Gain –Frequency response –Drive ability.
1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)
WEBENCH Schematic Editor Hands On Problems
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.
Objectives Understand the design environment and flow
EE141 Fall 2004 Discussion 1 Tips for Using SPICE.
Simulation Using WinSPICE David W. Graham Lane Department of Computer Science and Electrical Engineering West Virginia University © David W. Graham 2007.
SJTU 2006 SPADE Manual Ma Diming
Micron Technology Clinic Tool Flow and Comparison of Micron Package Models Presenter: Michael Tomer Advisor: Dr. Ken Stevens.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.
Lab 1 LTspice Intro EC538 Selected Topics in Electronics 1 Eng. Nihal Tawfik.
Full-Custom Design ….TYWu
Introduction to LTspice IV
EMT 251 SPICE NETLIST.
Introduction to Tanner EDA T-Spice
Electronic Circuits Laboratory EE462G Lab #6
Design: architecture selection plus biasing/sizing
Week 9: Series RC Circuit
CSE245 Lab 2 R1=1k R2=2k R3=3k C1=100f C2=200f L1=1000n
INTRODUCTION Spice Excel.
Optimization With HSpice
Introduction to PSpice
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
The Physical Structure (NMOS)
Introduction to CMOS VLSI Design Lecture 5: DC & Transient Response
Introduction to HSPICE
UNIT-II Stick Diagrams
Lecture 8: SPICE Simulation
Lecture 8: SPICE Simulation
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
Common-Collector Amplifier
Presentation transcript:

Introduction to HSPICE Speaker : Shang-Jyh Shieh TEL: Lab 7354

HSPICE(200010) 第 2 頁 P RELIMINARY  Appending the following line in your “.cshrc” file source /usr/meta/cur/bin/cshrc.meta  HSPICE model path /vlsi-data/eda_models/hspice/tsmc035/logsp35.l(TSMC 0.35um) /vlsi-data/eda_models/hspice/tsmc06/logic06.l (TSMC 0.6um) /vlsi-data/eda_models/hspice/tsmc08/model0.8t (TSMC 0.8um)  HSPICE online document /usr/meta/cur/docs/hspiceManual.pdf

HSPICE(200010) 第 3 頁 E XAMPLE O F I NPUT (*.sp)  Include files.INC ‘and2.subckt’  Library Call.LIB ‘/vlsi-data/eda_models/hspice/tsmc035/logsp35.l’ TT  Netlist mp1 1 2 vdd! vdd! pch w=2.8u l=0.6u mn11 2 gnd! gnd! nch w=1.4u l=0.6u C13gnd!250fFIC=3.3V R223100meg  Output Control.meas tran Tr TRIG v(in) val=‘3.3/2' TD=’10n' RISE=1 + TARG v(out) val=‘3.3/2' RISE=1.meas tran Tf TRIG v(in) val=‘3.3/2' TD=’10n' FALL=1 + TARG v(out) val=‘3.3/2' FALL=1.meas Tdelay param='(Tr+Tf)/2'  free format / case insensitive

HSPICE(200010) 第 4 頁 E LEMENTS (I)  Independent Voltage / Current Source (DC) Vdc n1 n2 3.3 n1 n2 td tper v1 v2 tpw tftr Idc n3 n4 20m Pulse: Vpul n1 n2 pulse( v1 v2 td tr tf tpw tper ) 3.3V20mA n3 n4

HSPICE(200010) 第 5 頁 E LEMENTS - MOSFET (I)  MOSFET MxxxDGSBMODELW=x L=x [AS=x AD=x PS=x PD=x] L W Perimeter / Area

HSPICE(200010) 第 6 頁 E LEMENTS - MOSFET (II) LDIF HDIF  Basic Knowledge LDD: Lightly Doped Drain

HSPICE(200010) 第 7 頁 E LEMENTS - MOSFET (III)  Basic Knowledge ACM : Area Calculation MethodACM=3 GEO=2GEO=1GEO=3 AD=2*HDIF*W AD=HDIF*WAS=2*HDIF*WAD=HDIF*W AS=HDIF*W PD=4*HDIF+WPS=4*HDIF+WPD=2*HDIF PS=2*HDIF PD=2*HDIF PS=2*HDIF  Default GEO=0 DDDSSS W HDIF LDIF

HSPICE(200010) 第 8 頁 E LEMENTS - MOSFET (IV) Example: mp1 zn ia vdd vdd pch w=1.4u l=0.6u GEO=1 mp2 zn ib vdd vdd pch w=1.4u l=0.6u GEO=1 mn1 zn ibn1 gnd nch w=1.4u l=0.6u GEO=2 mn2 n1 iagnd gnd nch w=1.4u l=0.6u GEO=1 ia gnd vdd n1 ib zn

HSPICE(200010) 第 9 頁 S UB C IRCUIT.subckt XOR * A B Cssbvdsvss mp pchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mp pchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mn nchw=1.4u l=0.6u mna nchw=1.4u l=0.6u xinvA inv wp_inv=2.8u xinvB inv wp_inv=2.8u xinvC inv wp_inv=2.8u.ends.subckt inv wp_inv=1.4u mp pch w=wp_inv l=0.6u mn nch w=1.4u l=0.6u.ends  subcircuit definition  example  subcircuit call xinvX inv wp_inv=2.8u xinvY inv wp_inv=2.8u xinvZ inv wp_inv=2.8u

HSPICE(200010) 第 10 頁 M EASURE (I)  Trigger/Target.MEAS TRAN T1 TRIG v(in) VAL=’2.5V’ TD=’20n' RISE=1 + TARGv(out) VAL=’2.5V’ FALL=1.MEAS TRAN T2 TRIG v(in) VAL=’2.5V’ TD=’20n' FALL=1 + TARG v(out) VAL=’2.5V’ RISE=1.MEAS Tpd PARAM='(T1+T2)/2’  AVG/RMS/MIN/MAX/PP.MEAS TRAN vomax MAXv(out) FROM=’20n’TO=‘100n’.MEAS TRAN vomin MINv(out) FROM=’20n’ TO=‘100n’.MEAS TRAN vorms RMSv(out) FROM=’20n’ TO=‘100n’

HSPICE(200010) 第 11 頁 M EASURE (II)  FIND/WHEN.MEAS TRAN time1 WHENv(out)=‘2.5V’ FALL=LAST.MEAS TRAN time2 WHENv(out)=‘2.5V’ CROSS=‘4’.MEAS TRAN v1 FINDv(out)AT=‘50n’

HSPICE(200010) 第 12 頁 Power Measurement  Basic Power Meter  Practical Power Meter * R EFERENCE Ry=1e15 Cy=1e-12

HSPICE(200010) 第 13 頁 A NALYSIS T YPE  Transient analysis.TRAN0.1n100n UIC  Operating Point.OP  DC Sweep.DCvin1V5V0.5V  AC small signal analysis.ACLIN1K100MEG.ACDEC1K100MEG

HSPICE(200010) 第 14 頁 O THER C OMMAND C ARD  OPTION for Accuracy.OPTIONs absmos=1p absv=1p relmos=1u relv=1p relvar=1m  Graphic Output for “AWAVES” Plot all input, output and internal nodes.OPTIONsPOST Plot specified nodes.OPTIONsPOST PROBE.PROBEv(1) V(2) V(3) V(4) V(5)  Temperature.TEMP 100( default 25 degree C )

HSPICE(200010) 第 15 頁 I NVOKING H SPICE  Executing HSPICE % hspice myfile.sp   Output files *.tr?graphic output files for awaves *.mt?measure output files (TXT file)