Chapter 2 Basic Principle of PLC. 2 2.1 PLC Configuration &Function   2.1.1 Basic Configuration  CPU  Memory  Programming Interface  Communication.

Slides:



Advertisements
Similar presentations
PLC Selection, Components, and Communication
Advertisements

Chapter 1 Introduction to the Programmable Logic Controllers.
/// MELSEC Safety /// QS001CPU /// QS0J61BT12 /// QS0J65BTB2-12DT /// MELSEC Safety /// Mitsubishi Electric - MELSEC Safety - Training Documentation -
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
In this presentation you will:
I/O Unit.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Introduction Part 3: Input/output and co-processors dr.ir. A.C. Verschueren.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Industrial Automation and Control
Chapter 7 Input Modules.
Elec467 Power Machines & Transformers
 A quantum is the amount of time a thread gets to run before Windows checks.  Length: Windows 2000 / XP: 2 clock intervals Windows Server systems: 12.
Ladder Logic PLC Programs are made up of combinations of AND; OR; NAND; NOR; and other gates, along with timers, inputs, outputs, counters, comparators,
EUT 1040 Lecture 10: Programmable Logic Controllers.
Switchgears Control Using SCADA System Based on PLC
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Copyright © 2002 Delmar Thomson Learning Chapter 9 Putting Together a Modular PLC.
Programmable Logic Controller Internal Operations
Chapter 8 Output Modules.
PLC Fundamentals Module 2: Hardware and Terminology.
Module 2: Hardware and Terminology
PLC: Programmable Logical Controller
PROGRAMMABLE LOGIC CONTROLLER (PLC) AND AUTOMATION
Programmable logic control Data Processing Computer System Key Board Light Pen Mouse PLC a Process Control Computer System Motion Sensor Sound Sensor.
Interrupts. 2 Definition: An electrical signal sent to the CPU (at any time) to alert it to the occurrence of some event that needs its attention Purpose:
Lesson 3 — How a Computer Processes Data
Module 4: Analog programming blocks. Module Objectives Analyze a control task that uses analog inputs. Connect a potentiometer to LOGO! controller and.
Chapter 10 PLC Processors.
PLC: Programmable Logical Controller
PowerFlex 755 DeviceLogix
Input/Output mechanisms
The 8253 Programmable Interval Timer
MICROPROCESSOR INPUT/OUTPUT
Module 1: Introduction to PLC
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Welcome to the World of Programmable Logic Controllers
Copyright © 2002 Delmar Thomson Learning Chapter 1 Welcome to the World of Programmable Logic Controllers.
Chapter 8 I/O. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 8-2 I/O: Connecting to Outside World So far,
CHAPTER 2: TYPES OF CONTROLLER
Copyright © 2002 Delmar Thomson Learning Chapter 10 PLC Processors.
ECS642U Embedded Systems Cyclic Execution and Polling William Marsh.
Modes of transfer in computer
PLC ARCHITECTURE – Memory 1 by Dr. Amin Danial Asham.
PLC ARCHITECTURE - CPU by Dr. Amin Danial Asham.
DATA HANDLING Some situations arise where a group of bits have to be handled. (ex) a sensor supplies an analogue signal which is converted to, say, an.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
Hydro Multi-B – (2) or (3) CME Pumps in Parallel
Putting Together a Modular PLC
PLC ARCHITECTURE – Memory 2 by Dr. Amin Danial Asham.
PROGRAMMABLE LOGIC CONTROLLER
PROGRAMMABLE LOGIC CONTROLLER. Control Systems Types  Programmable Logic Controllers  Distributed Control System  PC- Based Controls.
Actuators and Control, Part 4 Grant Agreement No LLP UK-LEONARDO-LMP Project acronym: CLEM Project title: Cloud services for E-Learning.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Basic Computer Organization and Design
The Programmable Logic Controller
E3165 DIGITAL ELECTRONIC SYSTEM
Session III Architecture of PLC
Industrial Electronics
DMA CONTROLLER WHOLE WORKING
COMPUTER PERIPHERALS AND INTERFACES
ACOE347 – Data Acquisition and Automation Systems
DMT 353/3 – Programmable Logic Controller (PLC)
Presentation transcript:

Chapter 2 Basic Principle of PLC

2 2.1 PLC Configuration &Function   Basic Configuration  CPU  Memory  Programming Interface  Communication Interfaces  I/O  Power Supply  Power Supply.

3 2.1 PLC Configuration &Function Major PLC Manufacturers :  Allen Bradley (Rockwell)  Modicon (Schneider)  General Electric – Fanuc  Siemens  Omron  Mitsubishi

4 2.1 PLC Configuration &Function  Input Elements:  Function----- Input Elements:   Control button:   --start   --Stop   --Debug   --Emergency Stopping

5 2.1 PLC Configuration &Function  Input Elements:  Function----- Input Elements: Input Signal has two types:  ---Digital Input: from the relay or buttons from the relay or buttons  ---Analog Input: from the detection elements/sensors. from the detection elements/sensors. Including the temperature, pressure, liquid and flow detection elements. Including the temperature, pressure, liquid and flow detection elements.

6 2.1 PLC Configuration &Function  put Elements:  Out put Elements: Control the site devices to work:  ---motor: Start, Run  ---Valve: CW, CCW

7 2.1 PLC Configuration &Function  :  CPU :   The rated output for the CPM2C-PA201 AC Power Supply Unit is 15 W.   Any surplus power not required for the PC directly can be used as service power supply for sensors and other devices.

8 2.2 PLC Structure   Integration type   CPU is integrated with the I/O devices.   C Series of PLCs have 60-Points, 40-points, 28- points, 20-points.

9 2.2 PLC Structure   Unit type   CPU is separated from the I/O devices.   The special units include A/D, D/A, Temperature units, Position units, High-speed count units and so on.

PLC Work Process   C PM1/CPM1A Cycle Time and I/O Response Time   The overall flow of CPM1/CPM1A operation is as shown in the following flowchart.

11

CPM1/CPM1A Cycle Time   CPM1/CPM1A Cycle Time   The processes involved in a single CPM1/CPM1A cycle are shown in the following.

CPM1/CPM1A Cycle Time   Cycle Time and Operations The effects of the cycle time on CPM1/CPM1A operations are as shown below..

Cycle Time Example In this example, the cycle time is calculated for a CPM1/CPM1A CPU Unit with 20 I/O points (12 input points and 8 output points). The I/O is configured as follows: Inputs: 1 word (00000 to 00011) Outputs: 1 word (01000 to 01007)

Cycle Time Example  The rest of the operating conditions are assumed to be as follows:  User’s program:500 instructions (consists of only LD and OUT)  Cycle time: Variable (no minimum set) The average processing time for a single instruction in the user’s program is assumed to be 2.86 ms. The cycle times are as shown in the following table.

Cycle Time Example

I/O Response Time  The I/O response time is the time it takes after an input signal has been received (i.e., after an input bit has turned ON) for the PC to check and process the information and to output a control signal (i.e., to output the result of the processing to an output bit).  The I/O response time varies according to the timing and processing conditions.

I/O Response Time  The minimum and maximum I/O response times are shown here, using the following  program as an example.

I/O Response Time  The following conditions are taken as examples for calculating the I/O response times..  Input ON delay: 8 ms (input time constant: default setting)  Overseeing time: 1 ms (includes I/O refresh for CPM1A)  Instruction execution time: 14 ms  Output ON delay: 10 ms  Peripheral port: Not used.

I/O Response Time  Minimum I/O Response Time The CPM1/CPM1A responds most quickly when it receives an input signal just  prior to I/O refreshing, as shown in the illustration below.

I/O Response Time

I/O Response Time   The following conditions are taken as examples for calculating the I/O response times.   In CPM1/CPM1A PCs, LR area words LR 00 to LR 15 are used in 1:1 data links and the transmission time is fixed at 12 ms.   Input ON delay: 8 ms (input time constant: default setting)

I/O Response Time  Master cycle time: 10 ms  Slave cycle time: 15 ms  Output ON delay: 10 ms  Peripheral port: Not used.

Minimum I/O Response Time  1. The CPM1/CPM1A receives an input signal just prior to the input refresh phase of the cycle.  2. The Master’s communications servicing occurs just as the Master-to-Slave transmission begins.  3. The Slave’s communications servicing occurs just after the transmission is completed.

Minimum I/O Response Time

Minimum I/O Response Time  Calculation formula = Input ON response time + Master’s cycle time + Slave’s  cycle time + Output ON response time

Maximum I/O Response Time The CPM1/CPM1A takes the longest to respond under the following circumstances: 1. The CPM1/CPM1A receives an input signal just after the input refresh phase of the cycle.

Maximum I/O Response Time  2. The Master’s communications servicing just misses the Master-to-Slave transmission.  3. The transmission is completed just after the Slave’s communications servicing ends.

Maximum I/O Response Time

Interrupt Processing Time  This section explains the processing times involved from the time an interrupt is executed until the interrupt processing routine is called, and from the time an interrupt processing routine is completed until returning to the initial location.  This explanation applies to input interrupts, interval timer interrupts, and high-speed counter interrupts.

Interrupt Processing Time

Example Calculation  This example shows the interrupt response time (i.e., the time from when the interrupt input turns ON until the start of the interrupt processing routine) when input interrupts are used under the conditions shown below.

Example Calculation  Minimum Response Time  Interrupt ON delay: 100 ms  Interrupt mask standby time: 0 ms  + Change-to-interrupt processing: 30 ms  Minimum response time: 130 ms  Maximum Response Time  (Except for the Online Editing of DM 6144 to DM6655)  Interrupt ON delay: 100 ms  Interrupt mask standby time: 170 ms  + Change-to-interrupt processing: 30 ms  Maximum response time: 300 ms

CPM2A/CPM2C Cycle Time and I/O Response Time CPM2A/CPM2C Cycle Time The processes involved in a single CPM2A/CPM2C cycle are shown in the following table, and their respective processing times are explained.

CPM2A/CPM2C Cycle Time

CPM2A/CPM2C Cycle Time  Cycle Time and Operations The effects of the cycle time on CPM2A/CPM2C operations are as shown below.  When a long cycle time is affecting operation, either reduce the cycle time or improve responsiveness with interrupt programs.

CPM2A/CPM2C Cycle Time

CPM2A/CPM2C Cycle Time  CPM2A/CPM2C Cycle Time and I/O Response Time

CPM2A/CPM2C Cycle Time and I/O Response Time  CPM2A/CPM2C Cycle Time Cycle Time Example In this example, the cycle time is calculated for a CPM2A/CPM2C CPU Unit with 30 I/O points (18 input points and 12 output points). The I/O is configured as follows:

Cycle Time Example  18 inputs: 2 words (00000 to 00011, to 00105)  12 outputs: 2 words (01000 to 01007, to 01103)  The rest of the operating conditions are assumed to be as follows:  User’s program:500 instructions (consists of only LD and OUT)  Cycle time: Variable (no minimum set)  The average processing time for a single instruction in the user’s program is assumed to be 1.26 ms. The cycle times are as shown in the following table.

Cycle Time Example

Minimum I/O Response Time  The CPM2A/CPM2C responds most quickly when it receives an input signal just prior to I/O refreshing, as shown in the illustration below.

I/O Response Time  The I/O response time is the time it takes after an input signal has been received (i.e., after an input bit has turned ON) for the PC to check and process the information and to output a control signal (i.e., to output the result of the processing to an output bit).  The I/O response time varies according to the timing and processing conditions.  The minimum and maximum I/O response times are shown here, using the following program as an example.

I/O Response Time The following conditions are taken as examples for calculating the I/O response times. Input ON delay: 10 ms (input time constant: default setting) Overseeing time: 1 ms (includes I/O refreshing) Instruction execution time: 14 ms Output ON delay: 15 ms Communications ports: Not used.

Minimum I/O Response Time  The CPM2A/CPM2C responds most quickly when it receives an input signal just prior to I/O refreshing, as shown in the illustration below.

Maximum I/O Response Time  The CPM2A/CPM2C takes longest to respond when it receives the input signal just after the input refresh phase of the cycle, as shown in the illustration below.  In that case, a delay of approximately one cycle will occur.

Maximum I/O Response Time