Case Analysis Sephiroth Kwon GRMA 20-05-2009.

Slides:



Advertisements
Similar presentations
1 X190B Repair Manual LONGCHEER CONFIDENTIAL. 2 Agenda Product profile Disassembly guide Trouble shooting.
Advertisements

This bus is only located within the circuitry of the CPU. The data bus extends from the microprocessor socket to the memory sockets, where data is stored.
Intel Platform-Calpella Introduction
2012 Component Training Ivy Platform Series
2012 EU ALSA Training M5A99 Series
2012 EU ALSA Training F1A75, A55 Series
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Troubleshooting Training Course.  Visual and General Test  Perform System Test (Mode  Perform System Test)  Identify The Error  If you need Technical.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
In this presentation you will:
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
DM3D/L Training course by Nick Lai.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
1Presentation Title Revised : N50D00/Rock Lin Instructed : N50D10/Jim C Chen DK1 Power Presentation.
MUID Status: General Detector Health In addition to two disabled HV chains there are four other chains (out of a total of 600) that are largely or totally.
Memory Sephiroth Kwon GRMA
PCI & PCI-E Sephiroth Kwon GRMA
Project: sun tracker Idea: –Use two photodiodes to detect where the sun is –Control a motor to turn toward the sun –When sun is “half-way” between PD,
1 DC ELECTRICAL CIRCUITS ELECTRONIC TRAINER AND BREADBOARDING.
AMD Danube Platform Introduction
Lab 3 page 1 ENT-DIGI-210 Lab 3 Notes ©Paul Godin Updated September 2007.
Hardware Monitor Sephiroth Kwon GRMA
Final-Presentation Project “Kuala” Winter 2014 High Speed Digital Systems Lab Presented by: Stephen Taragin Supervisor: Boaz Mizrachi.
Control pins and Writing Microcode. Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was.
Objectives How Microcontroller works
Voltage Sephiroth Kwon GRMA
Translate the following message:
PR-DLSR Motherboard Training for TSD & RMA engineers
MICRO CONTROLLER MODULE 1. Learning Objectives Name some gadgets that use microcontrollers. Define a microcontroller. Differentiate between a computer.
MOBILE OPERATING ROBOT ON EMBEDDED SYSTEM
What is a BIOS? * basic input/output system (BIOS), also known as the System BIOS * The BIOS software is built into the PC on a non-volatile ROM and is.
Repair Sharing Repair process
CLOCK Sephiroth Kwon GRMA
N5 Series DVR Maintenance Work Training Program
Front-end Product Training Program –Speed Dome. Table of Contents  Speed dome classification  Speed dome basic information  FAQ  Upgrade.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
8279 KEYBOARD AND DISPLAY INTERFACING
Mother Board Advanced Maintenance Methods
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
L0 DAQ S.Brisbane. ECS DAQ Basics The ECS is the top level under which sits the DCS and DAQ DCS must be in READY state before trying to use the DAQ system.
52 RCACS Ground School Engines PO 407 EO 4 “Fuel Problems, Ignition, and Basic Electrical System”
Repair Sharing Repair process [P8H61][REV 3.0][MIBF00]: No VCORE
Project: security lock system Idea: –Create a 4bit password using switches –Send data serially (one bit at a time) using an LED –Receive the code serially.
8279 KEYBOARD AND DISPLAY INTERFACING
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
ABE425 Engineering Measurement Systems Electronic Parts Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering University of Illinois.
Dept. of Electrical and Computer Eng., NCTU
LAN Sephiroth Kwon GRMA OUTLINE Diagram Voltage Clock Head Signal Description Repair Flow Chart.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
Chapter Microcontroller
Components of a typical full-featured microcontroller.
How do ABI test Digital ICs?. Test principles ABI digital tests are designed to find faults on boards. To do this the following principles are used: Confirm.
2012 EU ALSA Training P8P67 Series
Power On Sequence Sephiroth Kwon GRMA
EEE /INSTR/CS F241 ES C263 Microprocessor Programming and Interfacing
Dept. of Electrical and Computer Eng., NCTU
Edit By Gemi Translate by lqv77.com
The 8085 Microprocessor Architecture
The 8085 Microprocessor Architecture
Power Supply in PCs It is primarily designed to take AC power from the wall outlet and convert it into much lower DC voltages needed by the system. This.
S12X Full-Emulator: Pictures of the Emulator Hardware
كارت هوشمند چيست وچگونه كار مي‌كند؟
The 8085 Microprocessor Architecture
Arduino Part 4 Let there be more light.
Intro to Arduino Part 2 The Breadboard
Presentation transcript:

Case Analysis Sephiroth Kwon GRMA 20-05-2009

OUTLINE “all dots” “00”

All dots What is the “all dots”? “All dots” means that there is only power supplied to DEBUG CARD, but no RESET# or CLK signals. All the LEDs will display “dot”. The problems should be: We call it as “no frequency, no reset”. When there are a few of main power abnormal which lead to the CLK_PG invalid. Then the chips which need CLK signal can’t work, and they can’t generate reset signal. The other condition is “there is frequency, but not reset”. Some parts of the reset circuit are destroyed or running conditions are not all supplied. Because there is a lack of the reset signal, the debug card displays “all dots”.

All dots NOTICE Sometimes, the DEBUG CARD only reflects the problem on the PCI Bus. The status DEBUG CARD can’t completely indicate the problem on other bus. So, sometimes we need to measure the other bus’s rest signal. For example, although the DEBUG CARD displays “all dots”, the board can power on. Then you would find the basis voltage and frequency are good. When this happened, you should measure the other bus’s reset signals, CPURST#, and LPCRST # and so on. The other reset signals are all OK, it just is that the PCIRST# is failed. We usually call this “fake all dots“.

All dots How to confirm this kind of problem Visual Inspection to check whether the board or components are damaged. Check whether there is trace broken. Visual Inspection Measure the frequency of crystal resonator, and check the voltage of “3VSB”. Measure “3VSB” and 32.768KHz Put on the CPU & Port 80 card, then power on. “FF” display on the card. Then put on the DEBUG CARD (the big one), “….” display on the card. Put on debug card

All dots Example - M2A-VM “all dots”: Visual Inspection VCORE, frequency, PWROK Measure the SOCKET940 signals with oscillograph : 1.+1.8V_DUAL, VTT_DDR; 2.VDDA_2.5, VCORE; 3. +1.2VHT; 4.C_CK_HT_CPU; 5.H_CPU_PWROK All of above signals are OK. But no PCIRST# is low means this is a “there is frequency, but not reset” case. 1.+1.8V; 2.+1.2VHT; 3.+1.2VNBSB; 4.C_HTREF_NB_R; 5.C_14M_NB_R; 6.C_PCIEGFX_NB_R NB voltage, frequency NB_PWRGD Measure the NB_PWRGD, and found it is low. M2A-VM’s NB_PWRGD is generated from VRM’s ASIC_CPUPWRGD. IO_PWROK (namely NB_PWRGD, SB_PWRGD) come from SIO, and is sent to SB, then the SB send out the various RESET# signals. On the M2A-VM, the SB_PWRGD and NB_PWRGD come from the same signal.

All dots RSTCON#, SB_PWRGD Solution: Measure the PANEL PIN: 17 RSTCON#(this signal should be above 3V). This signal connect to SB directly. Here the NB_PWRGD should be high. If the SB work well, the SB would send out various RESET# signals PCI_RST#, IDE_RST#, IO_RST#, BIOS_RST#, CPU_RST#, etc. Well, we found the NB_PWRGD is controlled by 1.2VHT, ASIC_CPUWRGD and O_RSTCON#, and convert to NB_PWRGD & SB_PWRGD via Q18 and OQ21. Meanwhile the SB_PWRGD & NB_PWRGD are also controlled by PSON#. Solution: Measure the OQ21 & PQ810’s PIN: 1. If the all of them are low, these signals’ status is correct. We focus on the load of NB_PWRGD, for example, SU1, SC70, OQ21, PQ8101, NU1, etc. Remove the components SC970, OQ21, PQ81 in turn until the failure vanished. Chang a new PQ810, and reboot. Then the board is fixed.

All dots Notice : The example above is not a standard way to repair “all dots” solution. It is just a example.

“00” What is “00”? There are two kinds of “00”: CPU doesn’t work, because there are not VCORE voltages, CPURST# or CLK, etc. Some failure caused by SB or NB’s bus halting. The other condition is that CPU has worked, but it is halted, cause of losing data or address in translating.

”00” How to confirm this kind of problem Visual Inspection to check whether the board or components are damaged. Check whether there is trace broken. Visual Inspection Measure the frequency of crystal resonator, and check the voltage of “3VSB”. Measure “3VSB” and 32.768KHz Put on the CPU & Port 80 card, then power on. “FF” display on the card. Then put on the DEBUG CARD, “00” display on the card. Put on debug card

“00” Example - P5VD1-X “00”: Visual Inspection “00” confirm CPU_CLK, Measure the VCORE voltage, CPU_CLK and CPURST. The VOCRE should be 1.5V, the CPU_CLK should be 100MHz, and the CPURST# should be above 1.2V. When assert the RSTBTN#, their voltage should be changed, and then restore normal status promptly. “00” confirm VCORE 1.5V VCORE is OK. CPU_CLK is OK. CPU_CLK, CPU_CLK# We found the CPURST# is only 0.3V, and when we assert the RSTBTN#, CPURST# didn’t change. So we can judge that it belongs to first condition of “00”. CPURST# There is no CPURST#. CPURST# is translated form SB to NB, then NB to CPU. So, SB & NB’s running voltage and frequency are necessary.

“00” NB’s frequency, HCLK, HCLK# 100MHz Measure the voltage of NB circuit: VTT_CPU is 1.2V, VTT_DDR is 1.25V. All of these voltage are OK. NB’s voltage, VTT_CPU, 1.5V, VTT_DDR, 1.5VSB 1.5VSB is only 0.3V.There are two kinds of possibility. 1. Q23 burned,so there is no 1.5VSB voltage sent out. 2.Load is too big, make the 1.5VSB voltage to be low. (For example, the load IC is burned, make the impedance very small between VCC and GND). Solution: Measure the impedance between emitter (1.5VSB) and GND. 1.5VSB and LAN IC And the value is 10 ohm. So it looks like the load is too big. Then we short the Q23’s PIN2 and PIN3 (namely, 3VSB and 1.5VSB) for a while. Found that the U30 (LAN IC) is hot. So we confirm that the LAN IC is destroyed. Change the LAN IC and Q23, reboot again. Fixed.

Thank You!