The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,

Slides:



Advertisements
Similar presentations
Kondo GNANVO Florida Institute of Technology, Melbourne FL.
Advertisements

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
The large prototype TPC A status report
Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
The MAD chip: 4 channel preamplifier + discriminator.
1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
HEP2005, Lisboa July 05 Roberto Campagnolo - CERN 1 HEP2005 International Europhysics Conference on High Energy Physics ( Lisboa-Portugal,
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
D. Peterson, “The Cornell/Purdue TPC”, ALCPG, Snowmass, 23-August The Cornell/Purdue TPC Information available at the web site:
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
1 FEE Installation & Commissioning TPC Meeting, 21 April 2006 L. Musa.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
LP TPC DAQ Ulf Mjörnmark Lund University Present understanding and plan.
Front-end electronics for the LPTPC  System lay out  End-cap and panels  Mechanics for the front-end electronics  Connectors and cables  Front-end.
Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
Status of TRD Chamber and Readout Electronics Integration Ken Oyama and Christian Lippmann for the TRD Collaboration Sep. 26, 2005 TRD status meeting in.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
108 Mar 2007L. Musa TPC Commissioning ALICE Technical Forum, CERN, 8 th March 2007 L. Musa Outline Pre-commissioning above ground (2006) Preparing for.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
FIRST TEST RESULTS FROM A MICROMEGAS LARGE TPC PROTOTYPE P. Colas (CEA Saclay), on behalf of the LC-TPC collaboration Micromegas with resistive anode:
June 22, 2009 P. Colas - Analysis meeting 1 D. Attié, P. Colas, M. Dixit, Yun-Ha Shin (Carleton and Saclay) Analysis of Micromegas Large Prototype data.
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
TPC electronics for ILD P. Colas Krakow, IFJ-PAN, ILD Pre-meeting September 24, 2013.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
EUDET Annual Meeting 2008, TPC Task K. Dehmelt 1 Status Report TPC Task Klaus Dehmelt DESY EUDET Annual Meeting Oct-2008.
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
TPC electronics Status, Plans, Needs Marcus Larwill April
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
RD51 GEM Telescope: results from June 2010 test beam and work in progress Matteo Alfonsi on behalf of CERN GDD group and Siena/PISA INFN group.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Development of the readout electronics in Lund for the ILD TPC Vincent Hedberg, Leif Jönsson, Anders Oskarsson, Björn Lundberg, Ulf Mjörnmark, Lennart.
KLOE II Inner Tracker FEE
FEE for TPC MPD__NICA JINR
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
The future readout system based on SALTRO16
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
A Readout Electronics System for GEM Detectors
BNL electronics: first tests
Power pulsing of AFTER in magnetic field
TPC electronics for ILD
VeLo Analog Line Status
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
SALTRO16 activities in Lund
Presentation transcript:

The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles, CERN, Lund Mechanics: Desy,Lund Small GEM-TPC: Aachen-Bonn

Outline of the talk System description PCA 16, the new preamp/shaper ALTRO, the digitizer-event storage chip The 128 ch Front-end card How to connect: Connectors and cables System test of 128 ch system, first deliverable (256ch) - On the bench - On small GEM TPC LV-system Mechanics for the front-end electronics Plan to complete

If we run TPC alone TPC local trigger TPC RCURCU back plane 25cm FEC Data in/out 200MB/s 2 fibres Distr box 40MHz clk lvl1 busy 2048ch,16 FEC close BUSyBUSy Trigger +event # TLU Main DAQ CLkCLk meters away clk busy Trigger +event # Other subsys daq If we run together with other subsystems ethernet Detailed DAQ System description in DAQ session by Xavier Janssen

EUDET readout FEC More or less any readout chamber PCA16 CMOS ASIC 0.13μ Programmable: Polarity Shaping time Gain …… 20-40MHz option 100μs 10MHz 25 μs

Programmable Charge Amplifier (PCA16)’ (CERN design)  1.5 V supply; power ~8 mW/channel  16 channel charge preamp + shaper  Ca 300 electrons noise at 10pF  Differential output  Programmable features  signal polarity  Power down mode (wake-up time = 1 ms)  Peaking time (30 – 120 ns)  Gain in 4 steps (12 – 27 mV/fC)  Preamp_out mode (bypass shaper)  Tunable decay constant of the preamplifier Basically pin-compatible with PASA (Preamp-shaper, ALICE-TPC)

ALTRO digitizer+drift storage -Differential input from PCA channels per chip -10 bit resolution, 1mV per ADC channel -1k samples per event -10MHz sampling in ALICE (100microsecs drift) -20MHz (50microsecs drift) -Ca 125 chips with enhanced sampling freq. 40MHz -Pedestal subtraction, common to all samples -Advanced zero suppression - good data is sequence (selectable) of non-zero samples. -Pulse data, + pre and postsamples -4 event buffering. (multievent buffering not used here) -several other ALICE features for MWPC pulses are disabled

6 watts per FEC 4 connectors 32 ch plus 8 gnd in each 4 PCA16 and 4 ALTRO on each side Backlane connectors to 32 bit, 40MHz bus

The main modifications relative to ALICE FEC -Optional control by switches removed in final design Remote control of PCA16 via board controller -Modified grounding around ALTRO, reduced coherent noise significantly -Modified reference voltages to ALTRO in order to accomodate all settings of PCA16. So the standard calibration is 1.2mV/ADC channel. If experience tells us that some settings may not be used, this may be changed back to 1mV/channel by changing 2 resistors per FEC). -Added one external voltage+regulator for PCA16, 1.5V. Saved ca 20% pwr. -skipped water cooling

 The front end card is connected to the pad plane via kapton cables  modified cable at hand (30cm). X-talk test next week Connectors and cables Connectors from Japan aviation. 40 pin connector (for 32 channels) fits over 2 rows of 16 pads if pad size is 1*4mm 2 FEC Pad plane

Connectors and cables First cable: some x-talk problem ca, 2%, from trace on one side to closest trace on opposite side. Modification without increasing overall width. Reduced ground strips on the sides and increased space between signal traces. First cable Present cable Spacing 0.2mm trace width 0.2mm Spacing 0.5mm Trace width 0.2mm Black and red on opposite side.

Gain 27mV/fC, Cables on. No chamber. Noise RMS 1.5 channels, 1mV/ch i.e. 1.5mV i.e. 1.5mV/27mV/fC =0.055fC= 343 electrons in full system noise Exceptional result. Remember few years ago, preamp chips had 500 electrons as theoretical random noise at 0pF. Bench test result

Aachen-Bonn COSMIC setup with small GEM TPC

Blue. RMS noise. Chamber connected. Real LV system Highest gain, shortest shaping time (worst conditions) Still about 1.5 ch. Even more exceptional and satisfying Lost connection

Cosmic track 8mm 64mm 8mm Pads 1*4mm 2 Time (100ns) Altro channneAltro channne ALTRALTR Raw channel number (unfortunately not pad sequence number) Top rowBottom rowNext ALTRO Chip 0&1 Chip 2&3 Chip 4&5 Chip 6&7

Energy loss distribution for cosmic muons. Fit, landau distribution Added all sampled voltages

LV-system Delta Elektronika S-series For 3.3V supplies 150SX5, adjustable V, 26A For 1.5V supply S 6-40, adjustable 0-6V, 40A

CHIP availability EUDET -PCA16, 160 tested and available in Lund for 2048ch system -ALTRO 25MHz, 160 tested and available in Lund for 2048ch system -ALTRO 40MHz for high resolution sweet spot, ca 100 operational at CERN (needs desoldering from boards). LC-TPC project -PCA16, 772 chips arrived last week (ca 90FEC). Testing ca 2 weeks. -25MHz ALTRO, tested, 400 in Lund, ca 300 to get from CERN EUDET

Test robot in Lund: Have tested ca ALTRO and ca PASA

Plan to complete 5 FEC assembled last week+2 existing, 1120 channels, (EUDET 1000ch system). Evaluate nxt week - Oct 17: order 100 FEC Circuit boards. 3 w delivery; tests of PCA16 - Nov 10, assemble 11 (27) FEC 2w delivery - Nov 24, 2048 ch EUDET system ready (option to discuss 32 FEC max RCU system 4096 ch instead of 2048) -Get 40MHz option operational After experience with full crate system, finalize cooling -At any time when needed, assemble remaining FECs, depends on chip yield but ca 100 FECs in total can be expected. Takes 2w after order. -4 parallell systems, RCU and out, ordered with delivery during october. plus one development system in Lund and one in Brussels. - Mechanics & cooling

End-plate and panels Endplate with panels Panel with connectors (Density for 1*4mm pads.) Have used the drawings , 16 oct 2007

Engineering design R. Volkenborn,DESY Electronics mounting rings - Rings have same outer diameter as TPC - spported on the same rails as TPC. - Rotates and slides together with TPC -Puts no weight on TPC. -Ca 10cm behind TPC back flange -14mm FEC spacing 32 pos 52 pos 32 pos

Front shield: PC board material Holds Kapton cables in slits PC-board material (grounded Cu one side) EM shield Heat shield Wind shield Back ring with FEC guides detached when mounting Kapton cables

Front shield detail. Units for 4 FECs (16 cables)

How to run? A panel with 1*6mm 2 pads contains ca 4200 pads. With 32 FECs (128 ch each) we serve 4096 pads. This is the maximum we can read out to one RCU. With 80 FECs ¾ panel 1/1 panel 4/5 panel