1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Slides:



Advertisements
Similar presentations
CMOS Logic Circuits.
Advertisements

Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.
Physical structure of a n-channel device:
Digital Electronics Logic Families TTL and CMOS.
1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.
CMOS Family.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
1 Demonstrations of Evolvable Systems Evolution on JPL EHW Testbed Details of EHW Pack (SW tools) platform for mixtrinsic evolution Evolution on JPL SABLES.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
EE/MAtE1671 Process Variability EE/MatE 167 David Wahlgren Parent.
Institute of Digital and Computer Systems 1 Fabio Garzia / Finding Peak Performance in a Process23/06/2015 Chapter 5 Finding Peak Performance in a Process.
Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,
Evolvable Hardware: Brief introduction to the module Andy Tyrrell Department of Electronics B005 -
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
EECS 170C Lecture Week 1 Spring 2014 EECS 170C
The CMOS Inverter Slides adapted from:
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Done By: Raza Hanif ( ) Raheel Choudhary Fawad Usman Rathore.
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Analog IC Design First – A OPAMP Design Example. Date: 15th NOV, 2007 報告人:何建興.
Logic Optimization Mohammad Sharifkhani. Reading Textbook II, Chapters 5 and 6 (parts related to power and speed.) Following Papers: –Nose, Sakurai, 2000.
INTEGRATED CIRCUIT LOGIC FAMILY
IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.
1. 2 Electronics Beyond Nano-scale CMOS Shekhar Borkar Intel Corp. July 27, 2006.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Automated Calibration, Optimal tuning, Parameter adjustment) 5.2. Programmable.
PRESENTATION ON MODELLING AND SIMULATIONS NAME:Shantanu Shukla.
Evolution in Complexity Evolution in Transistor Count.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.
Seminar ON SMART SENSOR Submitted by : SUBIR KUMAR GHOSH Roll No. IN-14/04 Electrical & Instrumentation Deptt. B.E 7th Semester JORHAT ENGINEERING COLLEGE,
1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
CMOS Schmitt Trigger Test Circuit Mitchell Belser, P.E. Visiting Instructor Department of Computer Engineering Jackson State University
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
In-System Programmable PROGRAMMABLE ANALOG CIRCUITS ispPAC™
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,
Automation & Control Any process consist of :- (1) Application (2) Control System The Process Application (Operative Part) Control System (Action Coordinator)
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.
1 Basic MOS Device Physics. 2 Why Analog Circuits? DSP algorithms were predicted to replace all analog blocks with the flexibility in silicon implementation.
Delivering Success. Modeling 32 V Asymmetric LDMOS Using Aurora and Hspice Level 66 By Alhan Farhanah, Mohd Shahrul Amran, Albert Victor Kordesch Device.
1 Evolution on JPL SABLES (Stand-Alone Board-Level Evolvable System ) A platform for fast on-chip evolutionary experiments that is essential for scaling-up.
Digital to Analog Converters (DAC) 1 Technician Series ©Paul Godin March 2015.
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
Bi-CMOS Prakash B.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Analog to Digital Converters
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
EE210 Digital Electronics Class Lecture 8 June 2, 2008.
Evolvable Hardware Questions What is it? Why do we want it? Who is it for? How do we get it?
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Joshua L. Garrett Digital Circuits Design GroupUniversity of California, Berkeley Compact DSM MOS Modeling for Energy/Delay Estimation Joshua Garrett,
Taniya Siddiqua, Paul Lee University of Virginia, Charlottesville.
Self Switching Power Supply. Introduction Self Switching Power Supply  Embedded system requires a regulated power supply.
Solar Power Charge Controller. Solar Power Charge Controller Introduction  A charge controller, or charge regulator is basically.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen
Post-Silicon Calibration for Large-Volume Products
Analog-to-digital converter
Presentation transcript:

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock skew compensation) 5.3. Automated discovery – Invention by Genetic Programming (Creative Design) 5.4. EDA Tools, analog circuit design 5.5. Adaptation to extreme temperature electronics (Survivability by EHW) 5.6. Fault-tolerance and fault-recovery 5.7. Evolvable antennas (In-field adaptation to changing environment) 5.8. Adaptive filters (Function change as result of mission change) 5.9 Evolution of controllers

2 Adaptation to extreme temperature electronics (Survivability by EHW) Extreme environments - temperature, radiation –Space, defense, commercial Recovery of degraded behavior via evolutionary reconfiguration (Temperature compensation via architectural changes) Extreme temperature circuits through evolutionary design –Robust circuits (wide range of operation) –Designed for the extreme temperature Diehard electronics (controls need also to survive)

3 Expanding Operational Envelope through Adaptive Reconfiguration (A Circuit Solution) Claim: Circuits solutions can further expand the operational envelope, and should be considered in addition to device solutions Temperature Circuit (reconfiguration) solutions Bulk CMOS Limitations are of the ensemble device/configuration, not of the device(material) only Devices/material solutions (e.g SOI) +250 C-200 C Radiation

4 {T1, D(T1), C1} -> F {T2, D(T2), C1} -> G {T2, D(T2), C2} -> F Expanding Device Operational Envelope through Adaptive Reconfiguration Background: High temperature operation: drastic change in device parameters;Limit for silicon (below 100V) : 250 o C; Main MOS transistors parameters dependent on temperature: Threshold voltage, mobility, Fermi potential. EHW can preserve/ recover system functionality by reconfiguration/morphing. If device characteristics change with temperature, one can preserve the function by finding a different circuit solution, which exploits the altered/modified characteristics

5 Steps of the temperature experiments 1. Get human design or evolutionary design of a circuit at 27 C 2. Expose chip to low/high temperature and observe degraded response 3. Apply evolution, and obtain a new circuit solution, which recovers functionality

6 (a). High temperature experimental setup with heat pump and chip under test (b). Temperature measurement with thermocouples above and below the die (c) Picture of the apparatus (d)Photo of the heated chip with infrared camera High temperature testbed

7 T=27C Functional response of original circuit affected by temperature Functional response of original circuit design F T= -196 C Repaired functional response of evolved new circuit configuration F Functional Recovery at Low Temperatures T= -196 C G

8 T: -196CT: +27CT: =+245C Input1: 2.5Volt Input2: Ramp 0Volt to 5Volt Output Current bias Current bias Current bias changes Continuous adaptation to temperature via reconfiguration Circuits evolved at-196C, +27C and +245C

9 Wrong logic response at high temperature ‘1’ instead of ‘0’ Degradation of logic circuits with temperature

10 Evolution can automatically (on-chip, in-situ) find circuit solutions that recover lost functionality, thus expanding the operational envelope of current devices 1g 1d 2g 2d 4s 4g 3g 3d4d 6d 6g5g 5d 6s5s 7d 7g 8d 8g In1 In2 Out AND Gate evolved at 27 C Recovered by as 3.3V 1g 1d 2g 2d 4s 4g 3g 3d4d 6d 6g5g 5d 6s5s 7d 7g 8d 8g AND Gate recovered at 180 C Expanding the temperature operational range through circuit reconfiguration

11 Measured Measured 3.3VCompliant AND circuit evolved at 27C degrades as temperature increases Evolved at 240C becomes compliant; however this circuit degrades when temperature decreases Solutions evolved are point solutions; continuous monitoring and evolution is needed

12 Evolution can recover functionality of circuits affected by faults and degradation, by finding a new circuit bypassing the fault or using damaged components in a different configuration. Experiments at low (-196 C) and high (>+300 C) demonstrate that electronic functions altered by temperature can be recovered through reconfiguration. Coping with faults and degradation in extreme environments

13 High temperature recovery of various circuits: OpAmp, DAC, filters Reconfigurable Cell (FPTA-2) –8 cells: 0,1,2,3,4,5,6,7. –Input: 4 Digital Inputs (0 to 2 Volt – 10 kHz) Genetic Algorithm –400 individuals –Chromosome: 500 bits –less than 50 generations – 1 min

14 Robust circuits (wide range of operation) Conditions for evolution: maintain behavior over a wide range: new designs, possible trade-offs (size, accuracy, speed) Need silicon validation – high temperature SPICE models may be less accurate

15 Circuits designed specifically for high temperatures (only) Evolve circuits that work at temperature beyond that of conventional cells Vdd In1 In2 Out Vdd Conventional AND gate deteriorates at 320oC Evolution synthesized AND gate operating at 320oC. In1 In2 50p Out Vdd 27C 320C Topology + Parameters (W/L) Silicon validation needed; potential model inaccuracy of the model

16 Diehard electronics How do we make sure the hardware running the evolutionary algorithms is not itself affected by temperature? Analog functions are usually more sensitive (narrower specs, less noise margin) and will generally go first. However we only have experiments with reconfigurable HW under temperature extremes. One can accommodate some designs (either for controlling algorithm or for specific function) specific for certain environment, kicking in only there