Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

Slides:



Advertisements
Similar presentations
Chapter 3 Gate-Level Minimization
Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
ENEL111 Digital Electronics
ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
CMPT150, Ch 3, Tariq Nuruddin, Fall 06, SFU 1 Ch3. Combinatorial Logic Design Modern digital design involves a number of techniques and tools essential.
Hardware Description Languages Drawing of circuit schematics is not practical for circuits containing more than few tens of gates. We need a way to just.
Combinational Circuits
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
EET 1131 Unit 4 Programmable Logic Devices  Read Kleitz, Chapter 4.  Homework #4 and Lab #4 due next week.  Quiz next week.
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Overview Part 1 – Design Procedure 3-1 Design Procedure
Digital Fundamentals with PLD Programming Floyd Chapter 4
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 11 – Design Concepts.
CSET 4650 Field Programmable Logic Devices
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
1 H ardware D escription L anguages Modeling Digital Systems.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 2: Intro. to Logic Circuits Chapter 2.
COE 405 Design and Modeling of Digital Systems
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
CPEN Digital System Design
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Introduction to Chapter 3  Now that we understand the concept of binary numbers, we will study ways of describing how systems using binary logic levels.
TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.
 Seattle Pacific University EE Logic System DesignCAD-VHDL-1 The Grunt Work of Design Many design tasks require a lot of time and effort Forming.
1 Hardware Description Languages: a Comparison of AHPL and VHDL By Tamas Kasza AHPL&VHDL Digital System Design 1 (ECE 5571) Spring 2003 A presentation.
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.
Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).
Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).
M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.
ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.
Introduction to ASIC flow and Verilog HDL
ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.
Chapter 0 ComBinaTionaL loGic deSign ComBinaTionaL loGic deSign EKT 221 / 4 DIGITAL ELECTRONICS II.
1 CS151: Digital Design Chapter 3: Combinational Logic Design 3-2 Beginning Hierarchical Design 3-3 Technology Mapping.
VHDL From Ch. 5 Hardware Description Languages. History 1980’s Schematics 1990’s Hardware Description Languages –Increased due to the use of Programming.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.
EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.
1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
EET 1131 Unit 4 Programmable Logic Devices
Overview Part 1 – Design Procedure Part 2 – Combinational Logic
Design and Documentation
Combinational Logic Design
Digital System Design An Introduction to Verilog® HDL
EEE2135 Digital Logic Design Chapter 1. Introduction
EE2174: Digital Logic and Lab
Combinational Logic Design
Overview Part 1 – Design Procedure Beginning Hierarchical Design
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Lecture 1.3 Hardware Description Languages (HDLs)
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
Chapter 3 – Combinational Logic Design
HDL Hardware Description Language
VHDL Introduction.
Digital Fundamentals Floyd Chapter 4 Tenth Edition
Combinational Circuits
Design Methodology & HDL
Combinational Circuits
Digital Designs – What does it take
Presentation transcript:

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II

Block Diagram of Combinational Circuit

Design Topics Modern digital design Techniques & tools for complex circuits & systems design Some important concepts CAD tools, HDL, logic synthesis, design hierarchy, top-down design

Design Hierarchy Approach to design complex digital system E.g VLSI circuits “Divide & Conquer” approach Break up circuit into smaller pieces / blocks Interconnect the blocks to form complete circuit

Approach  “Hierarchical design” Resulting symbols & schematics  “hierarchy” Steps in blocks division  “hierarchy levels”

Example : 9 – input odd function

Design Hierarchy Concepts 1. Reduces complexity of schematic diagram 2. Reuse of blocks One block is used multiple times Cascaded “Functional blocks”

Diagrams Representing Hierarchy

Top – down Design Describe circuit function by text, including constraints on cost, performance & reliability Divide circuit into hierarchy levels

Bottom – up Design Used to design certain portions of big design Starts with design of functional blocks So that functional blocks can be reused multiple times

Computer Aided Design (CAD) Schematic capture tools Drawing of blocks & interconnections at all hierarchy levels Libraries of graphic symbols Ready – made primitives & functional blocks design

Libraries in Max Plus II Prim Basic Fbs Mf Mega_lpm Edif Own libs from self-created symbols

CAD Logic simulator To verify behavior & timing of each hierarchy blocks / complete circuit Apply a set of inputs to determine the outputs

Hardware Description Language Important to design complex circuits Similar to other programming languages Describe hardware structures & behavior

Power of HDL Used to represent Schematic information Boolean equations Truth tables Can use hierarchical design approach High – level description can be partitioned into lower – level descriptions

Logic synthesis An HDL description written at an intermediate level called Register Transfer Language (RTL) It can be converted into interconnection of primitive components that forms the circuit HDLs are portable across CAD design tools

HDL Languages VHDL Very High – Speed ICs Developed by DoD, US IEEE standard Verilog HDL IEEE standard AHDL

The End