Interconnect Technologies and Drivers primary technologies: integration + optics driven primarily by servers/cloud computing thin wires → slow wires; limits.

Slides:

Advertisements

Similar presentations

Assembly and Packaging TWG

Advertisements

TO COMPUTERS WITH BASIC CONCEPTS Lecturer: Mohamed-Nur Hussein Abdullahi Hame WEEK 1 M. Sc in CSE (Daffodil International University)

1 © 2004 Xanoptix, Inc Telecosm 2004 John Trezza.

Moving to FDR and EDR Speeds and Exascale Computing

EE 230: Optical Fiber Communication Lecture 16 From the movie Warriors of the Net Active WDM Components and Networks.

1 The World’s Leading Provider of Silicon Photonic Solutions BLAZAR 40 Gigabit QSFP Optical Active Cable Marek Tlalka VP of Marketing

Optical Interconnects for Computing Applications

Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.

IP I/O Memory Hard Disk Single Core IP I/O Memory Hard Disk IP Bus Multi-Core IP R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R Networks.

Hierarchical Error Correction Codes over Multi-Bit Differential Signaling Jason D. Bakos.

© intec 2000 Reasons for parallel optical interconnects Roel Baets Ghent University - IMEC Department of Information Technology (INTEC)

Optical Interconnects for Computer Systems Bhanu Jaiswal University at Buffalo.

Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.

Integrated Silicon Photonics – An Overview Aniruddha N. Udipi.

Optical Network Link Budgets EE 548 Spring Reference Model.

A 10 Gb/s Photonic Modulator and WDM MUX/DEMUX Integrated with Electronics in 0.13um SOI CMOS High Speed Circuits & Systems Laboratory Joungwook Moon 2011.

Optical Interconnects Speeding Up Computing Matt Webb PICTURE HERE.

University of California Santa Barbara 1 Future Optical Networks: Impact of Silicon Photonics John E. Bowers University of California, Santa Barbara.

Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.

© intec 2000 Interconnect by Optics Project Presentation IMEC, Alcatel Bell, Avalon Photonics, Opto Speed, Helix, FCI, Nexans, RCI, PPC Electronics, LETI.

IC packaging and Input - output signals

ROBERT HENDRY, GILBERT HENDRY, KEREN BERGMAN LIGHTWAVE RESEARCH LAB COLUMBIA UNIVERSITY HPEC 2011 TDM Photonic Network using Deposited Materials.

Michiel De Wilde & Olivier Rits Ghent University, Belgium IMEC

SARAN THAMPY D SARAN THAMPY D S7 CSE S7 CSE ROLL NO 17 ROLL NO 17 Optical computing.

1 | Infinera Copyright 2013 © Intelligent Transport Network Manuel Morales Technical Director Infinera.

 What is fiber-optic communication?  Method of transmitting information from one place to another  Sending pulses of light through optical fiber 

Single Fiber Optical IO on standard 0.35 um CMOS Nan Marie Jokerst Martin A. Brooke Duke University Department of Electrical and Computer Engineering

IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,

Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego

Optics in Internet Routers Mark Horowitz, Nick McKeown, Olav Solgaard, David Miller Stanford University

Optical I/O Technology for Chip-to-Chip Digital VLSI Ian Young Intel Fellow Director, Advanced Circuits and Technology Integration Logic Technology Development.

McGill Photonic Systems Group Andrew Kirk Micro and nano-optics Optical interconnects Applications of MEMS Lawrence Chen Optical.

Comparison of various TSV technology

Double-Clad Erbium-Ytterbium Co-Doped Fiber Laser Colin Diehl & Connor Pogue.

Mahmoud Al-Saba – Majed Al-Bishi –

Trends in Front-End ASICs for Particle Physics

COMPARISON B/W ELECTRICAL AND OPTICAL COMMUNICATION INSIDE CHIP Irfan Ullah Department of Information and Communication Engineering Myongji university,

14/6/2000 End Cap Muon Trigger Review at CERN 1 TGC LVL1 Trigger System Link C.Fukunaga/Tokyo Metropolitan University TGC electronics group System link.

Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.

JgimenoIWM-12/1/2004 Fiber Optic module 1 STUDIES AND DEVELOPMENT OF A FIRST FIBER OPTIC MODULE PROTOTYPE Javier Gimeno Vicente.

Heterogeneous Technology Alliance Photonic on Silicon : Electro-optical links for massively parallel multiprocessors systems- in-package.

© 2014 IBM Corporation IBM Research - Zurich VCSEL based Radio-over-Fiber Links for Radio Astronomy Jonas Weiss, IBM Zurich Research Lab, Switzerland.

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.

Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.

Dow Corning... We Help You Invent The Future. ™ Strategies for Wave-guides on CMOS OIC Strategies for Global Interconnect Upon CMOS Dr Terry V Clapp, Dr.

Trends in IC technology and design J. Christiansen CERN - EP/MIC

Hybrid Optoelectric On-chip Interconnect Networks Yong-jin Kwon 1.

MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.

WISDOM WP6 Manufacturability, Scalability and Functionality Study Start M0, End M35 WP leader is CIP Objectives –Assessment of manufacturability of the.

Simultaneous Multi-Layer Access Improving 3D-Stacked Memory Bandwidth at Low Cost Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Khan, Onur Mutlu.

Photonic Components Rob Johnson Standards Engineering Manager 10th July 2002 Rob Johnson Standards Engineering Manager 10th July 2002.

ARUN S CS-7 NO:6. HIGH SPEED OPTICAL CABLE TECHNOLOGY HIGH BANDWIDTH UNIVERSAL CONNECTOR SUPPORTS MULTIPLE PROTOCOLS  10Gb/s to 100Gb/s  single universal.

Building manycore processor-to-DRAM networks using monolithic silicon photonics Ajay Joshi †, Christopher Batten †, Vladimir Stojanović †, Krste Asanović.

Gigabit Ethernet: An Affordable Solution Preliminary Design G4 Gaurav Asthana James Denaro.

Security and Trust Issues in 3D ICs Soha Alhelaly Advisor Prof. Jennifer Dworak

Paper Review Yunsu Sung.

Optoelectronic Integration

Government engineering college ramgarh

TECHNOLOGY TRENDS.

Technology advancement in computer architecture

Making Networks Light March 29, 2018 Charleston, South Carolina.

The Role of Light in High Speed Digital Design

first light! new laser driver board (revD)

Overview of VLSI 魏凱城彰化師範大學資工系.

Processor Design Challenges

Fiber Optic Transmission

Fibre Optic Transmission

APPLICATION AREAS Enterprise Links.

What are the advantages of OM5 fiber patch cord? “OM” is abbreviated for optical multimode, and it is specified by the ISO/IEC international standard.

Presentation transcript:

Interconnect Technologies and Drivers primary technologies: integration + optics driven primarily by servers/cloud computing thin wires → slow wires; limits ability to scale interconnect higher core count → less I/O bandwidth per core space/power reduction likely to drive if power+thermal challenges overcome challenges process cost and maturity component lifetime coupled time scales for processor+network some commoditization from home networking?

Interconnect Today: Off-Chip Optics copper cheaper for short distances optics needed to combine high data rate and reach (no crosstalk, less attenuation) Intel Light Peak I/O interconnect VCSEL-based (250nm) 4×10 Gb/s multi-mode fiber 100m reach to ship this year (VCSEL=vertical cavity surface emitting laser) Light Peak illustration from

Interconnect Tomorrow: Hybrid Packaging flip-chip, bump bonding mature technology widely used in embedded markets Intel prototype (ISSCC 2009) 90nm CMOS 16x channels: VCSEL drivers, TIA receivers, clock recov. each 10Gb/s optical TX/RX (TIA=transimpedance amplifier) from answers.com

Interconnect Short Term: Die Stacking die stacking with through-silicon vias (TSVs) expensive, loss of area, power delivery, heat extraction one product on market (Toshiba camera sensor) memory designs on the way (Elpida, Samsung, others) likely to be common in the next few years enables high-density chip-to-chip interconnect (1k-1M / mm 2 ; IBM 2008) multi-process integration (optimized logic, memory, optical) from elpida.com

Chip-to-Chip Optics Examples several companies developing Intel: ISSCC Feb 2009 IBM Research roadmap next 5 years on card later for for Multi-chip Modules Hewlett-Packard architectural elements IBM 160Gb/s printed circuit board optical bus (2008) Hewlett-Packard board to board free space optics at 240Gb/s (2008) optical multidrop bus (2009)

Interconnect Years: On-Chip Optics goal: 100GB/s to 1TB/s links (Intel); 10TB/s total (HP) Intel “long-term approach” (2009) single-mode Si 3 N 4 (silicon nitride) waveguides metal-semiconductor-metal Ge detectors polymer-based ring-resonator modulators (WDM) CMOS logic process IBM Res. roadmap: after 2015, if ever HP nanoimprint lithography (ex: 17nm target process/2017) scaling optical transceivers to submicron scale is difficult Light-Emitting Transistors (Holonyak and Feng, 2003) from aip.org (source Physics News)