Casper 2010Marc Torres Part 2: Building blocks for the next generation.

Slides:



Advertisements
Similar presentations
West Coast Spectrometer Team Mark Wagner, Berkeley project manager, FPGA designer Terry Filiba, data transport: FPGA --> CPU --> GPU Suraj Gowda, boosting.
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Analog-to-Digital Converter (ADC) And
ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)
David Hawkins Exascale Signal Processing for Millimeter-Wavelength Radio Interferometers David Hawkins
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
EET260: A/D and D/A converters
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
DATA TRANSMISSION SYSTEM MIKE REVNELL. OUTLINE Top level specifications Basic architecture Fiber plant DTS module Digitizers Formatter Deformatter Transition.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
Digital Baseband Converter Ying Xiang Xiuzhong Zhang Shanghai Astronomical Observatory China.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
STARLight PDR 3 Oct ‘01H.1 Miller STARLight Sensor Signal Processing Ryan Miller STARLight Electrical Engineer (734)
Ninth Synthesis Imaging Summer School Socorro, June 15-22, 2004 Cross Correlators Walter Brisken.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
Web Design of GMRT Digital Backend Anvesh Ghritlahre STP Student NITW.
Ni.com Data Analysis: Time and Frequency Domain. ni.com Typical Data Acquisition System.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.
Backend electronics for radioastronomy G. Comoretto.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Physical Layer (2). Goal Physical layer design goal: send out bits as fast as possible with acceptable low error ratio Goal of this lecture – Review some.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
New correlator MicroPARSEC Igor Surkis, Vladimir Zimovsky, Violetta Shantyr, Alexey Melnikov Institute of Applied Astronomy Russian Academy of Science.
Multirate Signal Processing
A Low-Cost Phase Cal Monitor and RFI Spectrum Analyzer for VLBI2010 Mark-5 / Mark-6 using Cheap,COTS Software Defined Radio (SDR) Hardware & Software Gleaned.
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CASPER Packetised correlators Jason Manley CASPER workshop 2009.
1 Advanced ATNF Correlators Dick Ferris AT Electronics Development Group May 2003.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
Channel Spectral Characteristics Some Polyphase Filter Options.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.
High Speed Digital System Lab Final Presentation 1 semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu.
A Mini Stereo Digital Audio Processor Design DINESH GUNDU VIGNESH SABARINATH.
Amplitude/Phase Modulation
Philippe Picard 2 nd SKADS Workshop October 2007 Station Processing Philippe Picard Observatoire de Paris Meudon, 11th October 2007.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
1 Advanced ATNF Correlators Dick Ferris AT Electronics Group.
DESIGN CONSTRAINTS AND MICRO SELECTION PRESENTED BY: JACKSON MCCORMICK Acoustic Storm Interweaving the impressive visual power of electricity and the visceral.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array ALMA Correlator.
Institute of Applied Astronomy Third International VLBI Technology Workshop, Groningen/Dwingeloo, Netherlands, November 10-13, 2014 Current State of Russian.
UniBoard Progress Meeting, December 2009 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Progress Meeting, December 2009 Contract no
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
Netherlands Institute for Radio Astronomy 1 APERTIF beamformer and correlator requirements Laurens Bakker.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
A Wide-Band VLBI Digital Backend System Alan Whitney Shep Doeleman Brian Fanous Hans Hinteregger Alan Rogers MIT Haystack Observatory 10 Jan 2006 IVS General.
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
JIVE UniBoard Correlator External Review
Digital Down Converter (DDC)
Mark 5 / VLBA Correlator Topics
Multifunctional Digital Backend (MDBE) for "Quasar" VLBI-network
JIVE UniBoard Correlator (JUC) Firmware
Terry Cotter LO/IF Group Leader
5 Gsps ADC Developement and Future Collaboration
SKAMP Square Kilometre Array Molonglo Prototype
Presentation transcript:

Casper 2010Marc Torres Part 2: Building blocks for the next generation

Casper 2010Marc Torres One Channel is a digital stream of MHz (8 bits complex) representing a +/- 64 MHz chunk of IF frequency. The PFB delivers 64 such channels.

Casper 2010Marc Torres

Casper 2010Marc Torres Merit 1: Only the selected channels are transmitted to the product electronics, which work at a low frequency. Merit 2: A 1-sample digital delay behaves as a fractional sample delay for the channel. Merit 3: The additions for VLBI phased array mode are performed over a single channel, where the receiver group delays are assumed to be constant. Bonus : Each channel can have a Total Power Detector to determine the receiver Temperature profile across the whole IF (64 points) Some merits of channelization

Casper 2010Marc Torres Design of a test PCB is in progress, based on : - A 5-bit, 20Gsps ADC prototype chip, from a « famous manufacturer based in Grenoble » - An ALTERA Stratix IV 230 GX, including 24 8 GBps transceivers - An initial design clock speed of 8 GHz, to be increased as high as possible.

Casper 2010Marc Torres

Casper 2010Marc Torres Issues to be experimented : - Synchronization of the 20 high speed data lines with the ALTERA transceivers (AC-coupled) - Data de-scrambling from the Sonet 1+X +X sequence - Synchronization of the polyphase switch to the ADC built-in /64 clock divider 67

10-layer PCB, laser via level each side 0-4 GHz Analog in 8 GHz Clock in Complex Channel Outputs Monitor & control

Casper 2010Marc Torres Filter bank design parameters: Channels : 64 Input:5 bits FIR coefficients: 10 bits Twiddle factors: 14 bits (complex) Output full resolution: 16 bits Output size after truncation: 8 bits (simulation by Roberto Garcia ) Overlapping Polyphase Filter Bank

Casper 2010Marc Torres (simulation by Roberto Garcia ) Spectral Clipping

Casper 2010Marc Torres - Seamless stitching of the spectra. - Naturally lends itself to polyphase implementation - Prototype filter has few coefficients - Backplane traffic is reduced by 2 if spectral clipping is performed in the signal electronics. - The product electronics work on 100% useful data. - The computers and archive work on 100% useful data These savings largely pay off the sacrifice of 50% of the channels at the FFT level. (note that doubling the number of points of an FFT engine requires little additional resource) Some merits of the « half overlap and clip » channelization method

Casper 2010Marc Torres Digital front End for VLBI mode For VLBI, the phase of every antenna is aligned on the reference antenna prior to summation. This is performed for every BBC channel

Casper 2010Marc Torres Summation is performed on Complex Data then converted to Real 32 MHz USB and LSB basebands, later truncated to 2-bit for Mark 5 formatting and recording.

Casper 2010Marc Torres Practical results expected 2010 Q4 To be followed by a 2nd version, targeted at interferometry : - Synchronization of two ADC’s - Fine delay system test