4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID.

Slides:



Advertisements
Similar presentations
Hardware Lesson 3 Inside your computer.
Advertisements

DataTAG CERN Oct 2002 R. Hughes-Jones Manchester Initial Performance Measurements With DataTAG PCs Gigabit Ethernet NICs (Work in progress Oct 02)
Premio Predator G2 Workstation Training
Premio 845D and 845MD Training Premio S650 Desktop Product Training By Calvin Chen Technical Director.
Linux Clustering A way to supercomputing. What is Cluster? A group of individual computers bundled together using hardware and software in order to make.
Evaluation of the 2-way Opteron 1U system Klaus Schossmaier CERN EP-AID Computing Seminar 3 September 2003 Performance test of PCs based on AMD platforms.
DAQ for Test&Commissioning at Point 2 Klaus Schossmaier CERN PH-AID ALICE TPC Collaboration Meeting Heidelberg, Germany February 2004.
Cosc 2150 Current CPUs Intel and AMD processors. Notes The information is current as of Dec 5, 2014, unless otherwise noted. The information for this.
Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.
A+ Certification Guide
 Model: ASUS SABERTOOTH Z77 Intel Series 7 Motherboard – ATX, Socket H2 (LGA115), Intel Z77 Express, 1866MHz DDR3, SATA III (6Gb/s), RAID, 8-CH Audio,
Computer Design Weber.
Computer Design Corby Milliron. Mother Board specs Model: Processor Socket Intel Processor Interface LGA1150 Form Factor ATX Processors Supported 4th.
Sven Ubik, Petr Žejdl CESNET TNC2008, Brugges, 19 May 2008 Passive monitoring of 10 Gb/s lines with PC hardware.
Cluster computing facility for CMS simulation work at NPD-BARC Raman Sehgal.
Basic Computer Structure and Knowledge Project Work.
Henry Brady Computer Components Unit 2 – Computer Systems.
Report : Zhen Ming Wu 2008 IEEE 9th Grid Computing Conference.
Testing Virtual Machine Performance Running ATLAS Software Yushu Yao Paolo Calafiura LBNL April 15,
DELL PowerEdge 6800 performance for MR study Alexander Molodozhentsev KEK for RCS-MR group meeting November 29, 2005.
Chipset Introduction The chipset is commonly used to refer to a set of specialized chips on a computer's motherboard or.
PR-DLSR Motherboard Training for TSD & RMA engineers
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
MY PERSONAL COMPUTER Monica Sheffo. MOTHERBOARD  Model: Intel BOXDZ77GA-70K Intel Extreme Motherboard  Supported Processors: 2 nd generation Intel Core.
Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.
Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006.
Introduction Computer Organization and Architecture: Lesson 1.
1 Alice DAQ Configuration DB
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Computer Anatomy Chin-Sung Lin Eleanor Roosevelt High School.
The ALICE Data-Acquisition Software Framework DATE V5 F. Carena, W. Carena, S. Chapeland, R. Divià, I. Makhlyueva, J-C. Marin, K. Schossmaier, C. Soós,
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 30 – PC Architecture.
Computer Architecture Project
Motherboard and Bios. Generic Modern Motherboard.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Motherboard Model: Intel 7 Series Supported processor(s): 2 nd generation Intel Core i3, 2 nd generation Intel core i5, 2 nd generation Intel core i7 Processor.
Building a Computer Total System Price: $ Brandon Collins 3/1/13 Pd.2.
The DCS lab. Computer infrastructure Peter Chochula.
NA49-future Meeting, January 26, 20071Ervin Dénes, KFKI - RMKI DATE the DAQ s/w for ALICE (Birmingham, Budapest, CERN, Istanbul, Mexico, Split, Zagreb.
Update on ALICE software status and ideas Ervin Dénes Wigner Research Center Hungarian Academy of Sciences.
Weekly Report By: Devin Trejo Week of June 21, 2015-> June 28, 2015.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Motherboard A motherboard allows all the parts of your computer to receive power and communicate with one another.
LACEY ANDERSON PERIOD2 Computer Design. Motherboard Model: GA-Z77-DS3H Supported Processor(s):  2nd generation Intel® Core™ i3  2nd generation Intel®
PROOF Benchmark on Different Hardware Configurations 1 11/29/2007 Neng Xu, University of Wisconsin-Madison Mengmeng Chen, Annabelle Leung, Bruce Mellado,
 System Requirements are the prerequisites needed in order for a software or any other resources to execute efficiently.  Most software defines two.
L1/HLT trigger farm Bologna setup 0 By Gianluca Peco INFN Bologna Genève,
Recent experience with PCI-X 2.0 and PCI-E network interfaces and emerging server systems Yang Xia Caltech US LHC Network Working Group October 23, 2006.
By: Mike Kennelly. Motherboard Model : ASUS P8Z77-V PRO Intel 7 Series Motherboard Supported Processor(s): Any third of second generation Intel Processor.
András László KFKI Research Institute for Particle and Nuclear Physics New Read-out System of the NA61 Experiment at CERN SPS Zimányi Winter School ‑ 25.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
MOTHER BOARD PARTS BY BOGDAN LANGONE BACK PANEL CONNECTORS AND PORTS Back Panels= The back panel is the portion of the motherboard that allows.
Memory Mr. Tang Chin To, Eric
This document contains information on a pre-launch desktop that is under NDA and is not yet available. Expected launch is: January 20, 2017.
NFV Compute Acceleration APIs and Evaluation
LHCb and InfiniBand on FPGA
Computer Hardware.
Special Promo DELL BUSINESS PCS AND MONITORS Retail File
Special Promo BUSINESS PCs OPTIPLEX Retail File
CS111 Computer Programming
All-in-one HP Desktops
Special Promo DELL BUSINESS PCS AND MONITORS Retail File
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
A Comprehensive Study of Intel Core i3, i5 and i7 family
Unit 2 Computer Systems HND in Computing and Systems Development
Power couple. Dell EMC servers powered by Intel® Xeon® processors and running Windows Server* 2016, ready to securely handle dynamic business workloads.
المحور 3 : العمليات الأساسية والمفاهيم
EVGA nForce™ 790i Ultra SLI
IP Control Gateway (IPCG)
Presentation transcript:

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID ALICE DAQ (Internal report) CERN November 2006

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 2 Purpose  Background:  Test the machine Elonex Supermicro based on motherboard X7DBE-X (2xDual Core Xeon 3.0 GHz) as LDC with 6 D-RORCs  Evaluation program:  Linux installation.  DATE V5 installation.  D-RORC throughput with DATE.  Perform a range of runs with internal D-RORC generator and receiving through DATE.  Perform a range of long runs (two days each) in configuration with the test machine as LDC and another machine as GDC.  Quick comparison with another machine based on motherboard X6DHE-XB (Dual Xeon 2.8 MHz).

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 3 Architecture of motherboard

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 4 Supermicro X7DBE-X 4U (tower) Chassis 2x USB front, 2x USB back Serial, PS/2 Periphery ATI Technologies Inc ES1000 Graphics 120 GB, SATA Disk 2x GbE, Intel 631xESC/632xESB Network 3x 64-bit 133MHz PCI-X, 3x PCI-X (64-bit 133 MHz) 3x PCI-X (64-bit 100 MHz) I/O 2 GB (max 32GB), 533 MHz,DDR2 Memory 1333 MHzFSB Intel 5000P (BlackFord) Chipset 2 x Dual Core Intel Xeon, cache L2 – total 4 MB CPU pcald44.cern.ch

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 5 Software Installation  Linux  SLC4.4 with kernel EL.cernsmp no specific problems: USB boot successful, BIOS – everything is OK  To use D-RORC modules the BIOS setting is needed to be changed: all PCI slots were set to 100 MHz  DATE 5.25 installation  MySql  mysqltcl  BWidget  SMI  DIM  Drivers: rorc and physmem have been installed as rpm with additional scripts: DATE_basic_Install-SLC4x.bash, DATE_User_Install-SLC4x.bash, DATE_DriversInstall.bash  No specific problems

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 6 Common info about measurement  Total main memory volume = 2 GB 1 GB for Linux (in /etc/grub.conf) 1 GB for physmem  6 cards D-RORC rev 4 (internal data generator).  All measurement were done with DATE No received event data were recorded to HD. The data from the database were analyzed with scripts. The pictures were built up with gnuplot.  In total there were performed 390 measurement runs. Because the figures (rates, bandwidth) are fluctuating every run was continued at least 5 minutes.  Two points: random event size with max=10**4 and max=10**6 Bytes were measured during two days each (LDC on test machine, GDC on different machine).  All measurements with randomly distributed event size were performed with event checking in DATE.  D-RORC Page Size was 10**5 Bytes.

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 7 Event rate of one card

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 8 Bandwidth of readout of one card

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 9 Example of editDb page

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 10 Example of Memory Banks page

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 11 Event rate for several cards

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 12 Bandwidth for several cards

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 13 Event rate: ConsistencyCheckLevel

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 14 Bandwidth: ConsistencyCheckLevel

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 15 Event rate: NumberOfCards, ConsistencyCheckLevel

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 16 Bandwidth: NumberOfCards, ConsistencyCheckLevel

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 17 Event rate: D-RORC Page Size

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 18 Bandwidth: D-RORC Page Size

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 19 X6DHE-XB vs X7DBE-X Parameter nameX6DBE-XBX7DBE-X CPU type 2x Xeon 2.8 GHz, 1 MB2x Xeon 5160 dual core, 3.0 GHz, 4 MB L2 cache Chipset E7520 Intel 5000P (BlackFord) FSB 800 MHz1333 MHz Memory 2 GB, DDR 3332 GB, DDR MHz PCI I/O 2x PCI-X (64/133) 4x PCI-X (64/100) 1x PCI-e (x4) 3x PCI-X (64-bit 100 MHz) 3x PCI-X (64-bit 133 MHz) Network 2x GbE, BCM57212x GbE, Intel 631xESB/632xESB SYSBENCH Memory bandwidth 1.5 GB/s3.4 GB/s RootMarks

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 20 X6DHE-XB vs X7DBE-X (continuation) Parameter nameX6DBE-XBX7DBE-X Event rate for 1 D- RORC with the size 1 KB 88.9 KHz87.2 KHz Event rate for 6 D-RORCs with size 1 KB 6 KHz12.2 KHz Bandwidth of readout for 6 D- RORCs with size 10**6 Bytes 1.58 GB/sec1.98 GB/sec

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 21 Recommendation and conclusion  Recommendation: if you need to allocate D-RORC cards in the machine and like to have maximum bandwidth for X7DBE-X : it is better to avoid to use PCI slot 4 & PCI slot 5 at the same time for high bandwidth information sources.  Conclusion  In the test it was shown bandwidth (1.96 GB/sec) when all 6 D-RORC cards are in operation and event fragment size is more 10**5 bytes when ConsistencyCheckLevel=0.  X7DBE-X shows increased event rate and bandwidth with 6 D-RORCs, also it has more CPU power in comparison to X6DHE-XB.  The configuration LDC on test machine and GDC on another machine shown about the speed 118 MB/sec with no error during two days test.  Randomly distributed event fragment size with maximum 10**6 bytes gives total bandwidth 1.53 GB/sec during two days run.  The machine on the base X7DBE-X is excellent to be used as LDC with 6 D-RORC cards.

4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 22 Thank you! Klaus Schossmaier, Sylvain Chapeland, Ulrich Fuchs and PH/AID crew