Digital Electronics Lecture 6 Combinational Logic Circuit Design.

Slides:



Advertisements
Similar presentations
Digital Circuits.
Advertisements

Boolean Algebra and Reduction Techniques
Chapter 11_1 (chap 10 ed 8) Digital Logic. Irvine, Kip R. Assembly Language for Intel-Based Computers, NOT AND OR XOR NAND NOR Truth Tables Boolean.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
Lecture 14 Today we will Learn how to implement mathematical logical functions using logic gate circuitry, using Sum-of-products formulation NAND-NAND.
SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
ENGIN112 L12: Circuit Analysis Procedure September 29, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 12 Circuit Analysis Procedure.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Digital Logic Design Adil Waheed. BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION AND gate F = A.B OR gate F = A + B NOT gate F = A NAND gate F = A.B NOR gate.
Boolean Algebra and Logic Simplification
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
Chapter 10_1 Digital Logic. Irvine, Kip R. Assembly Language for Intel-Based Computers, NOT AND OR XOR NAND NOR Truth Tables Boolean Operators.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
ECE 3130 – Digital Electronics and Design
DeMorgan Theorem, Computer Simulation Exercises
SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
Computer Organization 1 Logic Gates and Adders. Propositions –Venn Diagrams.
Digital Electronics Lecture 4 Simplification using Boolean Algebra, Combinational Logic Circuit Design.
Apr. 3, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 3: Review of Digital Circuits and Logic Design Jeremy R. Johnson Mon. Apr.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
IT253: Computer Organization Lecture 7: Logic and Gates: Digital Design Tonga Institute of Higher Education.
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.
1 EG 32 Digital Electronics Thought for the day You learn from your mistakes..... So make as many as you can and you will eventually know everything.
Abdullah Said Alkalbani University of Buraimi
Universal college of engineering & technology. .By Harsh Patel)
Multiplexers and Demultiplexers
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
Combinational Circuits
Chapter 3 Digital Logic Structures
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
President UniversityErwin SitompulDigital Systems 7/1 Lecture 7 Digital Systems Dr.-Ing. Erwin Sitompul President University
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
ECE 3130 Digital Electronics and Design
Logic Gates and Boolean Algebra
DIGITAL LOGIC CIRCUITS
Digital Systems, Principles and Applications, 10th Edition
CHAPTER 1 : INTRODUCTION
Digital Logic Design 1st Exam Solution
Computer Architecture CST 250
DIGITAL LOGIC CIRCUITS
Unit5 Combinational circuit and instrumentation system.
CSE 370 – Winter Combinational Logic - 1
Week 7: Gates and Circuits: PART II
Reading: Hambley Ch. 7 through 7.5
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
Logic Gates.
Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture
Special Gates Combinational Logic Gates
Laws & Rules of Boolean Algebra
Digital Circuits.
Digital Circuits.
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

Digital Electronics Lecture 6 Combinational Logic Circuit Design

Lecture 6 outline Review of last Lecture Design procedure for simple combinational logic circuits Continuation of Simulation exercises

Review of Last Lecture Simplification using K-map Simplification using logic converter in Multisim

DESIGN PROCEDURE FOR SIMPLE COMBINATIONAL LOGIC CIRCUIT 1- Write out the truth table for the required function. 2- From the truth table, write down the Boolean equation for the output. 3- Minimize the equation if appropriate. (using Karnough map). 4- Apply DeMorgan theorem as appropriate. 5- Draw out the circuit using NAND (or NOR) gates. Apply rules 4 and 5 if the circuit is restricted to one type of gates only.

Example 1 Design a NAND gate Implementation of the following truth table. ABC F Starting Point

Using Boolean Algebra 2- F = A _ BC + AB _ C + ABC _ +ABC 3- Adding redundant term ABC many times. F = BC (A _ + A) + AC(B _ +B) + AB (C _ +C) F = BC + AC + AB 4- Apply DeMorgan theorem F = BC. AC. AB

Example 2 This circuit is one of many employed in the arithmetic logic unit of a digital computer. It basically generates a Sum and a Carry simultaneously whilst adding a pair of one bit numbers. ABSumCarry Sum = A _ B + AB _ Carry = A.B

FULL ADDER

Truth table ABCinSumCarry

S = A _ B _ C + A _ BC _ +AB _ C _ + ABC S = C (A _ B _ +AB) + C _ ( A _ B + AB _ ) S = C (A+B) + C _ ( A + B) S = A + B + C Co = A _ BC + AB _ C + ABC _ + ABC Co = C ( A _ B + AB _ ) + AB C = C(A + B) + AB

MULTIPLEXER A multiplexer (MUX) is a device that allows digital information from several sources to be routed onto a single line for transmission over the line to a common destination.

Data Select InputsInput Selected S1S S _ 1 S _ 0 AA 01S _ 1 S0 BB 10S1 S _ 0 CC 11S1 S0 DD X = S _ 1 S _ 0 A + S _ 1 S0 B + S1 S _ 0 C + S1 S0 D

Main Points Design procedure for combinational logic circuits. Adders Multiplexer Simulation exercises using logic converter

The End Thank you for your attention.