Digital Packaging Processor Gordon Hurford Jim McTiernan EOVSA PDR 15-March-2012.

Slides:



Advertisements
Similar presentations
Rune Hagelund, WesternGeco Stewart A. Levin, Halliburton
Advertisements

Computer Architecture
Computer Organization and Architecture
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Some Other Instruction Set Architectures. Overview Alpha SPARC i386.
Programmable Interval Timer
The Assembly Language Level
ARM-DSP Multicore Considerations CT Scan Example.
Microprocessors General Features To be Examined For Each Chip Jan 24 th, 2002.
Chapter 3 Loaders and Linkers
OVSA Expansion Software Overview Gordon Hurford Kickoff Meeting NJIT 25-Oct-2010.
EOVSA Data Volume / Data Rates Gordon Hurford Nov 8, 2011 EOVSA Technical Design Meeting - NJIT.
COE 341: Data & Computer Communications (T061) Dr. Marwan Abu-Amara Chapter 1: Data Communications & Networking Overview.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Chapter XI Reduced Instruction Set Computing (RISC) CS 147 Li-Chuan Fang.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
Pyxis Aaron Martin April Lewis Steve Sherk. September 5, 2005 Pyxis16002 General-purpose 16-bit RISC microprocessor bit registers 24-bit address.
© Lethbridge/Laganière 2001 Chap. 3: Basing Development on Reusable Technology 1 Let’s get started. Let’s start by selecting an architecture from among.
CPEN Digital System Design Chapter 9 – Computer Design
Copyright © 2001 by Wiley. All rights reserved. Chapter 1: Introduction to Programming and Visual Basic Computer Operations What is Programming? OOED Programming.
1//hw Cherniak Software Development Corporation ARM Features Presentation Alacrity Results Management (ARM) Major Feature Description.
Computer Organization
Database System Development Lifecycle © Pearson Education Limited 1995, 2005.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
ZTF Server Architecture Roger Smith Caltech
Protocol Architectures. Simple Protocol Architecture Not an actual architecture, but a model for how they work Similar to “pseudocode,” used for teaching.
Instruction Set Architecture
Files and Streams. Java I/O File I/O I/O streams provide data input/output solutions to the programs. A stream can represent many different kinds of sources.
MICROPROCESSOR INPUT/OUTPUT
A Metadata Based Approach For Supporting Subsetting Queries Over Parallel HDF5 Datasets Vignesh Santhanagopalan Graduate Student Department Of CSE.
Software Project Planning Defining the Project Writing the Software Specification Planning the Development Stages Testing the Software.
EOVSA Data and Database System Gordon Hurford and Jim McTiernan EOVSA Prototype Readiness Review 24-Sept-2012.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Preliminary Design Review.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
Grzegorz Jablonski, Technical University of Lodz, Department of Microelectronics and Computer Science XFEL-LLRF-ATCA Meeting, 3-4 December 2007 XFEL The.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 9/25/2012Prototype Review Meeting.
An FX software correlator for VLBI Adam Deller Swinburne University Australia Telescope National Facility (ATNF)
Modes of transfer in computer
2 : Assembler 1 Chapter II: Assembler Chapter goal: r Introduce the fundamental functions that any assembler must perform. m Assign machine address m Translate.
FASR Software Considerations Gordon Hurford SSL AUI – August 2007.
EOVSA STATE FRAME ASSEMBLY, DISTRIBUTION, AND SYNCHRONIZATION Gelu Nita NJIT MARCH 2012 EOVSA PDR MEETING 1.
EOVSA Data and Database System J. McTiernan EOVSA CoDR 25-April-2011.
Instructions. Portability In addition to making hardware backward compatible, we have also made software portable. In describing software, “portable”
Chapter One An Introduction to Programming and Visual Basic.
18-19 July, 2002Correlator Backend System OverviewTom Morgan 1 Correlator Backend System Overview Tom Morgan, NRAO.
Configuration Mapper Sonja Vrcic Socorro,
Digital Packaging Processor - Overview Gordon Hurford Nov 7, 2011 EOVSA Technical Design Meeting - NJIT.
M.P. RupenCorrelator Face-to-Face Meeting 31 Oct 2006 Output Formats Part II Michael P. Rupen.
EOVSA Pipeline Processing System J. McTiernan EOVSA Prototype Review 24-Sep-2012.
Philippe Picard 2 nd SKADS Workshop October 2007 Station Processing Philippe Picard Observatoire de Paris Meudon, 11th October 2007.
Chapter 1 Basic Concepts of Operating Systems Introduction Software A program is a sequence of instructions that enables the computer to carry.
EOVSA EST DPP Testing J. McTiernan EOVSA Prototype Review 24-Sep-2012.
General requirements for BES III offline & EF selection software Weidong Li.
Project Planning Defining the project Software specification Development stages Software testing.
System Software Design Dan Sweet May 6 th, 2008 Western Washington University Bicycle Power Meter.
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures.
EOVSA Data and Database System J. McTiernan EOVSA Technical DesignMeeting 7-Nov-2011.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
Coupling and Cohesion Schach, S, R. Object-Oriented and Classical Software Engineering. McGraw-Hill, 2002.
SPiiPlus Training Class
Generic Remote Interface Unit (RIU) Interface Control Document (ICD)
Microprocessor and Microcontroller Fundamentals
SOFTWARE DESIGN AND ARCHITECTURE
System Programming and administration
JIVE UniBoard Correlator (JUC) Firmware
Characteristics of Reconfigurable Hardware
Instruction encoding We’ve already seen some important aspects of processor design. A datapath contains an ALU, registers and memory. Programmers and compilers.
Introduction to Microprocessor Programming
Instruction encoding We’ve already seen some important aspects of processor design. A datapath contains an ALU, registers and memory. Programmers and compilers.
Presentation transcript:

Digital Packaging Processor Gordon Hurford Jim McTiernan EOVSA PDR 15-March-2012

Role of Digital Packaging Processor To filter, average, partially calibrate and convert raw correlator output into a Miriad-compatible format that is written to Interim Data Base Real time, irreversible processing 1 1

DPP Interface Overview DPP State Frame ACC Correlator Start / End Scan Commands Scan-independent Calibration Parameters Scan Parameters Frame parameters Frame status report,, Correlations Interim Data Base Miriad format Internal RFI Database 1 s timing tick 0.02 s timing tick RFI results

DPP Task Timescales Data frame (20 ms) –filter, and frequency-average correlator output Spectral frame (1 s) –Assemble, pre-calibrate, reformat and write data to Interim database Scan initiation –Accept, store and preprocess scan-specific parameters Occasional – non operational –Accept, store and preprocess calibration parameters TBD –Format results and write to RFI database

DPP Software Architecture ACCState Frame Correlator IDB DPP_CONTROL I/O, data assembly, Miriad formatting, no numerical processing DPP_Process _Header DPP_Process_ Dataframe DPP_Process _Spectral _Frame Communication via Common Blocks Conventional, time-independent processing tasks with “Clean” inputs C1 C2 C3, C4 …. C2 Cn = core within a mullti-core processor or nodes in a cluster DPP RFI database DPP_Process_ Parameters C2

DPP_CONTROL -- Jim McTiernan -- Handles all external I/O Passes reformated header and calibration data on to processing tasks Assembles data frame input from correlator and calls processing task only if/when complete Assembles processed 20ms interval data and calls spectral frame processor only when all accumulations are available Converts output of spectral frame processor to Miriad format

DPP_PROCESS_DATAFRAME Tasks –Identify RFI-affected subbands as a function of frequency only. –Combine with pre-flagged subbands to generate a “destination vector” for each subband –Save RFI statistics – details TBD –Average subband data into spectral channels Challenge: 450 MB/s –Each visibility is handled only once –Multiple processors (up to 6) handle successive dataframes Initial Restriction: –No calibration at the subband level

DPP_PROCESS_SPECTRAL_FRAME Every spectral frame (1s) Convert antenna-based flags (e.g. slewing) from state frame to baseline-based, frequency-independent flags Apply time-independent complex gains Correct for attenuator settings Fine delay corrections Baseline corrections –(not necessary) Apply non-linearity corrections –Refinement to be added later, if necessary Correction for spectral simultaneity –not needed if using Miriad wide-band mode Conversion of visibility, uv and analysis-relevant state-frame data to Miriad-compatible format –May be a included here, in DPP_Control or as a separate Process

DPP-Correlator Interface 4096 x 2 x16^2 8-byte visibilities 4096 x 2 x 16 8-byte values  9 MB / data frame  450 MB/s Two Dedicated 10 Gb Ethernet link(s) Interface architecture driven by correlator design

Format of Correlator Output Format of interface based on 3-Feb-2012 EST memo from Nimish, as clarified in 12-March Features: –Accumulation divided into labeled packets, each with an identical header (except for sequence numbers) –Packets divided into ‘chunks’, each of which contain all power, power^2 and correlated data for a given subband –Data for a given subband has both polarizations interspersed, –All non-header data are scaled 4-byte integers Refinement: –Agreed that correlator output should always correspond to 16- antenna/2 polarizations. –DPP will discard unused antennas/baselines

DPP-Correlator Interface Open Issues Specifics of EST format generalization to EOVSA Byte order: –Correlator outputs Big-endian (MSB first) –Many machines (e.g. PC’s) use Little-endian (LSB first) How is the load to be divided between the two Ethernet interfaces? –Current format (and DPP software) assumes sequential input within a given accumulation

DPP Status Overall: –Software architecture and tasks defined –Platform to be acquired Interfaces: –IDB – Miriad format feasibility demonstrated with EST data –Correlator - as defined by Nimish with a few remaining issues –State frame - will follow protocol defined by GN, details TBD –ACC i – definition at an early stage –Timing ticks – TBD –RFI –TBD Milestones –Detailed software definition, coding and testing (with EST data) is underway –DPP_CONTROL has successfully associated tasks and processors –EST data loads correctly into DPP input common block –DPP_PROCESS_DATAFRAME well-defined and being coded. –EST to Miriad format conversion has been successfully demonstrated. –Immediate goal: End-to-end testing with EST data

Some DPP Open Issues Do we use spectral or wideband mode in Miriad? –Probably either would work –Initiall implementation will use wide-band mode (simpler, more flexible but less efficient) –analysis timing tests needed to see if this is an issue –easy to switch to spectral mode Is GNU Fortran 95 the best compiler choice? –Drawback is lack of support for STRUCTURE statements Workaround available for DPP_PROCESS_DATAFRAME Options for software development platforms –Independently develop DPP_CONTROL and processing routines on ‘personal’ machines, then test at OVRO? –Duplicate platform located in Bay area (JM, GH or SSL?) –Duplicate platform at NJIT ? Need to identify and purchase a multi-processor platform for DPP in near future.