1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.

Slides:



Advertisements
Similar presentations
Thermo-compression Bonding
Advertisements

HEAT EXCHANGER GUIDED BY: PREPARED BY:
BEOL Al & Cu.
Applications of Chemical Engineering Principles to Thin Film Deposition Process Development Collin Mui Chemical Engineering 140 Guest Lecture Stanford.
Filippo Parodi /Paolo Capobianco (Ansaldo Fuel Cells S.p.A.)
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Wafer Level Packaging: A Foundry Perspective
ECE 6466 “IC Engineering” Dr. Wanda Wosik
REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Chapter 2 Modern CMOS technology
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Center for Advanced Materials University of Houston NASA Research Partnership Center CAM Thin Film Fuel Cells and Hydrogen Storage Materials for Solar.
High-K Dielectrics The Future of Silicon Transistors
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
FACTORS AFFECTING THE SEALING EFFICIENCY OF LOW-k DIELECTRIC SURFACE PORES USING SUCCESSIVE He AND Ar/NH 3 PLASMA TREATMENTS Juline Shoeb a) and Mark J.
LOW-k DIELECTRIC WITH H2/He PLASMA CLEANING
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
SIMULATION OF POROUS LOW-k DIELECTRIC SEALING BY COMBINED He AND NH 3 PLASMA TREATMENT * Juline Shoeb a) and Mark J. Kushner b) a) Department of Electrical.
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Surface micromachining
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
In Technology Size Does Matter In the world of Microchip design and fabrication the industry is constantly pushing for smaller, more viable structures.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Describe and calculate an object's motion in terms of position, displacement, speed, and acceleration.[IPC.4A] October 2014 Secondary Science - Integrated.
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Lecture on Integrated Circuits (ICs)
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
Refining of Liquid Metal by Hydrogen Cold Plasma Shanghai University Weizhong Ding School of Material Science and Engineering Shanghai University.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.
Carrier Mobility and Velocity
Why do we put the micro in microelectronics?. Why Micro? 1.Lower Energy and Resources for Fabrication 2.Large Arrays 3.Minimally Invasive 4.Disposable.
PVD AND CVD PROCESS Muhammed Labeeb.
Thermal Energy Chapter 16. Temperature – related to the average kinetic energy of an object’s atoms or molecules, a measure of how hot (or cold) something.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
IMA Workshop on Multiscale Models for Surface Evolution and Reacting Flows June 5-9, 2000 Taking on the Multiscale Challenge Even Small-Scale Victories.
Plasma Spray Process Plasma jet can reach very high temperature > 20,000 K Plasma disassociation effect (ionization) is important to enhance heat transfer.
Chapter Extra-2 Micro-fabrication process
Dielectrics • Dielectrics electrically and
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
Aluminum Nitride (AlN)
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
Top Down Manufacturing
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Vacuum Technology.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Chemical Techniques and Developments Mechanical Planarization.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Acoustic and Thermal Methods in Detecting Endpoint during Chemical Mechanical Polishing of Metal Overlay for Nanoscale Integrated Circuits Manufacturing.
Top Down Method The Deposition Process Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
Lecture 3: Semiconductor Epitaxy Technologies (II) and
Prof. Jang-Ung Park (박장웅)
Etching Processes for Microsystems Fabrication
States of Matter Matter commonly occurs in one of three “states”
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Chemical Vapour Deposition (CVD)
COMPLEX ELECTRON ENERGY DISTRIBUTIONS IN ASYMMETRIC RF-DC DISCHARGES
Deposition 27 and 29 March 2017 Evaporation Chemical Vapor Deposition (CVD) Plasma-Enhanced Chemical Vapor Deposition (PECVD) Metal Organometallic CVD.
IC AND NEMS/MEMS PROCESSES
Lecture 3: Semiconductor Epitaxy Technologies (II) and
Deposition Techniques 5 and 8 April 2019
Deposition 30 March And 1 April 2016
Presentation transcript:

1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005

2 Novellus Confidential DGC-4/05 Integrated Circuit Courtesy of Integrated Circuit Engineering (ICE)

3 Novellus Confidential DGC-4/05 Moore’s Law Courtesy of Intel Number of Transistors per Integrated Circuit

4 Novellus Confidential DGC-4/05 Feature Size Evolution

5 Novellus Confidential DGC-4/05 Chemical Unit Operations SABRE xT ALTUS INTERCONNECT VIA CONTACT INOVA xT METALS STI SPEED ILD/PMD PASSIVATION IMD BARRIER/ARL VECTOR DIELECTRICS SEQUEL FEATURE SIZE

6 Novellus Confidential DGC-4/05 Example of Chemical Process - Electroplating Electrofill Cu Anode Cathode (Wafer) Cu 0 (solid) = Cu +2 (aq) + 2e - Cu +2 (aq) + 2e - = Cu 0 (solid) CuSO 4 Electrolyte Novellus Sabre

7 Novellus Confidential DGC-4/05 Example of Chemical Process - CVD Heater Block Shower Head SiN RF Plasma SiH 4, NH 3 and N 2 Optional RF Bias RF Power PECVD Novellus Vector

8 Novellus Confidential DGC-4/05 Plasmas Today PECVD Plasmas have played vital role in:  Physical Vapor Deposition  Plasma Enhanced Chemical Vapor Deposition (right)  Etching  Cleaning  Passivation  Plasma sources of UV radiation for lithography Plasmas have played vital role in:  Physical Vapor Deposition  Plasma Enhanced Chemical Vapor Deposition (right)  Etching  Cleaning  Passivation  Plasma sources of UV radiation for lithography

9 Novellus Confidential DGC-4/05 Future Limitations of Plasmas  Extreme selectivity required for advanced applications. Need to produce desired plasma chemical reactions and prevent undesirable ones. The ability to tailor the energy distributions of plasma particles is key to this selectivity.  As feature sizes get smaller, plasma energy requirements get larger.  Need to enhance models to fully couple reactor scale to feature scale.  Extreme selectivity required for advanced applications. Need to produce desired plasma chemical reactions and prevent undesirable ones. The ability to tailor the energy distributions of plasma particles is key to this selectivity.  As feature sizes get smaller, plasma energy requirements get larger.  Need to enhance models to fully couple reactor scale to feature scale.

10 Novellus Confidential DGC-4/05 Atomic Layer Deposition  Surface controlled, layer by layer deposition method ALD Group, Univ of Colorado

11 Novellus Confidential DGC-4/05 Quantum Chemistry Modeling  Predict surface reactions to understand ALD  Challenge coupling reactor scale flow behavior with surface chemistry  Ability to model is limited by computational power because of extreme complexity of film growth chemistry  Predict surface reactions to understand ALD  Challenge coupling reactor scale flow behavior with surface chemistry  Ability to model is limited by computational power because of extreme complexity of film growth chemistry Collin Mui, Novellus Systems

12 Novellus Confidential DGC-4/05 Moving to Low-k  As features become smaller, reduced capacitance is necessary to increase IC clock speed  Reduction in dielectric constant (k)  SiO 2 is primary insulator – k=4.0  Need to get down to k<2.0  As features become smaller, reduced capacitance is necessary to increase IC clock speed  Reduction in dielectric constant (k)  SiO 2 is primary insulator – k=4.0  Need to get down to k<2.0

13 Novellus Confidential DGC-4/05 Challenges of Low-k Porosity increases with decreasing dielectric constant (k) ä Thermal Conductivity ä Mechanical Strength (CMP, bonding, packaging) ä Pore Size killer pore (< 10% CD) need for CVD barrier CVD barrier increases effective k Porosity increases with decreasing dielectric constant (k) ä Thermal Conductivity ä Mechanical Strength (CMP, bonding, packaging) ä Pore Size killer pore (< 10% CD) need for CVD barrier CVD barrier increases effective k

14 Novellus Confidential DGC-4/05 Chemical Mechanical Planarization  Removes surface textures and allows multiple interconnect layers to be used  Removes excess material  Removes surface textures and allows multiple interconnect layers to be used  Removes excess material Novellus Xceda Courtesy of Alpsitec

15 Novellus Confidential DGC-4/05 CMP Challenges  Pressure of CMP Pad results in dishing of soft materials or damage of low-k films  Need to provide better polishing control Chemistry of CMP slurries will drive more uniform polish Chemical polish can replace mechanical force  Uniformity prediction relies on development of model that takes into account pad motion, fluid- structure interaction, and removal rate  Need to provide better polishing control Chemistry of CMP slurries will drive more uniform polish Chemical polish can replace mechanical force  Uniformity prediction relies on development of model that takes into account pad motion, fluid- structure interaction, and removal rate

16 Novellus Confidential DGC-4/05 Electroplating Modeling ä Need to include: turbulent/rotating flow mass transfer electrical current flow terminal effect (electrical current flow in the seed layer) Chemistry – not well understood ä Need to include: turbulent/rotating flow mass transfer electrical current flow terminal effect (electrical current flow in the seed layer) Chemistry – not well understood

17 Novellus Confidential DGC-4/05 Use of Electroplating Models  Model can be used to test various additive chemistries for Cu electroplating Larry Gochberg, Novellus Systems

18 Novellus Confidential DGC-4/05 Effluent Management  On-site abatement necessary to minimize environmental impact of IC manufacturing  Gas phase emissions Hazardous Air Pollutants (HAPs) Volatile Organic Compounds (VOCs) Ozone Depleting Substances (ODSs) Perfluorinated Compounds (PFCs)  Liquid phase emissions Suspended solids Phosphates, Nitrates Organics Transition Metals pH, Temperature, etc.  On-site abatement necessary to minimize environmental impact of IC manufacturing  Gas phase emissions Hazardous Air Pollutants (HAPs) Volatile Organic Compounds (VOCs) Ozone Depleting Substances (ODSs) Perfluorinated Compounds (PFCs)  Liquid phase emissions Suspended solids Phosphates, Nitrates Organics Transition Metals pH, Temperature, etc.

19 Novellus Confidential DGC-4/05 Summary  There are a number of chemical unit operations involved in IC manufacture.  Feature size has evolved to below 100 nm.  New technologies will be required to keep reducing IC feature size.  Modeling enhancements are needed to better understand plasma, electroplating, CMP, ALD.  Advances in semiconductor manufacture need to include emission control and energy reduction.  There are a number of chemical unit operations involved in IC manufacture.  Feature size has evolved to below 100 nm.  New technologies will be required to keep reducing IC feature size.  Modeling enhancements are needed to better understand plasma, electroplating, CMP, ALD.  Advances in semiconductor manufacture need to include emission control and energy reduction.