Status Report of CN Board Design Zhen’An LIU Representing Trigger Group, IHEP, Beijing Panda DAQ Meeting, Munich Dec. 4 2007.

Slides:



Advertisements
Similar presentations
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
Advertisements

GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
NetFPGA SUME  High-performance and high-density networking design.
DEPFET Backend DAQ, Giessen Group 1 ATCA based Compute Node as Backend DAQ for sBelle DEPFET Pixel Detector Andreas Kopp, Wolfgang Kühn, Johannes Lang,
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
LIU,Zhen'An, TriggerGroup,IHEP1  I would like to thank Prof. Y. Sakai and Dr. Y. Iwasaki for their kind help in BESIII trigger design, and I.
StreamBlade TM StreamBlade TM Applications Rev 1.2.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Agata Week – LNL 14 November 2007 LLP ATCA Carrier Status M. Bellato on behalf of the LLP Carrier Working Group.
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
H-RORC HLT-Meeting CERN 02/06/05 Torsten Alt KIP Heidelberg.
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Report from Panda DAQT and Frontend Workshop Sören Lange (for the DAQT Group) XXXIII Panda Collaboration Meeting 05/31-06/04, June 2010 Stockholm.
1 Hardware Tests of Compute Node Carrier Board Hao Xu IHEP, CAS.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
PXD DAQ in Giessen 1. How we do programming 2. Proposal for link layer Bonn+Giessen Meeting, Feb 2, 2011.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
Status of Compute Node Zhen’an Liu, Dehui Sun, Jingzhou Zhao, Qiang Wang, Hao Xu Triglab, IHEP, Beijing Wolfgang Kühn, Sören Lange, Univ. Giessen Belle2.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
PXD DAQ News S. Lange (Univ. Gießen) Belle II Trigger/DAQ Meeting (Jan 16-18, 2012, Hawaii, USA) Today: only topics important for CDAQ - GbE Connection.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
Counting Room Electronics for the PANDA MVD
AMC13 Project Status E. Hazen - Boston University
The Jülich Digital Readout System for PANDA Developments
Status report from PANDA Beijing Group
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Current DCC Design LED Board
AMC13 Status Report AMC13 Update.
Future Hardware Development for discussion with JLU Giessen
Multiplexing Level for the PANDA MVD
Large Area Endplate Prototype for the LC TPC
Update on New Compute Node design for PANDA experiment
The Train Builder Data Acquisition System for the European-XFEL
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
MicroTCA Common Platform For CMS Working Group
Generic Opto Link Demonstrator
Development of new CN for PXD DAQ
TPC Large Prototype Toward 7 Micromegas modules
Lic. Thesis Presentation in ICT/ECS KTH
Table 1: The specification of the PSICM and the ePSICM Prototypes
Realizing an universal digital processing platform
Presentation transcript:

Status Report of CN Board Design Zhen’An LIU Representing Trigger Group, IHEP, Beijing Panda DAQ Meeting, Munich Dec

Zhen'An LIU2 Outline  Review  Components  Design status

Dec Zhen'An LIU3 Features Universal high performance platform for multiple applications  High Performance Compute Power: 5x (Virtex-4 FPGA + 2Gb DDR2)  ~32Gbps Bandwidth 13x RocketIO to backplane 5x Gigabit Ethernet 8x Optical Link  2 Embedded PowerPC in each FPGA Real time Linux  ATCA compliant

Dec Zhen'An LIU4 Block Diagram

Dec Zhen'An LIU5 FPGA Diagram

Dec Zhen'An LIU6 Key Components  FPGA: Xilinx Virtex-4 FX60 (in hand)  CPLD: Xilinx XC95144XL (ordered)  Power modules: TYCO, TI (ordered)  PHY: MARVELL 88E1111 (in hand)  DDR2 SDRAM: Micron MT47H128M16 (?)  Optical transceiver: Avago HFBR5921 (in hand)  Flash Memory: Intel PC28F256P33B85 (ordered)

Dec Zhen'An LIU7 Others bought or ordere except 5

Dec Zhen'An LIU8 Components missing  SODIMM FOXCONN AS0A42x-N4Sx-xx. The price is about RMB24/pc, and the MOQ is 560.  RJ45 we ordered the 60 pcs  SAMTEC 60PIN CONNCTOR. we asked tiago for help in Giessen, (we need 4 pcs for each board)  MAX16003ETE, Maxim. The vendor said that it will be 17 weeks to get the components. failed to ask for samples. digikey (de.digikey.com). We need 1 pcs for each board.  7511B11, CML. 3 high light pipe used on front panel. The digikey part number on digikey web is L70580-ND. We need 8 pcs for each board.

Dec Zhen'An LIU9 old Plan (Sep )  Schematic has been finished 15 Apr. V Aug. V1.1  Components are under booking  Layout is under way  PCB version 1.0 will be finished before November.

Dec Zhen'An LIU10 Current Status(1)  Layer Stacks More space needed for routing, so number of layers Changed from 12 to14 layers in total 8 Signal layers 3 GND layers 3 VCC layes

Dec Zhen'An LIU11 Current Status(2) Layout of DDR2 SODIMM  Hardware and layout design must be considered carefully for DDR2 SDRAM memory interfaces: Serpentine loops to match the data lane within 10 mils, All data lanes are matched with 0.5 inch, …

Dec Zhen'An LIU12 Current Status(3)  Time Consuming: DDR2 socket Interconnection  85% finished DDR2 SODIMM Virtex4-FX60 Optical Transceivers Gigabit Ethernet Power Modules

Dec Zhen'An LIU13  Thanks