©2010 Cengage Learning CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS This chapter in the book includes: Objectives Study Guide.

Slides:



Advertisements
Similar presentations
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD This chapter in the book includes: Objectives Study Guide 6.1Determination of Prime.
Advertisements

: Arrange the Numbers ★★★☆☆ 題組: Contest Archive with Online Judge 題號: 11481: Arrange the Numbers 解題者:李重儀 解題日期: 2008 年 9 月 13 日 題意: 將數列 {1,2,3, …,N}
布林代數的應用--- 全及項(最小項)和全或項(最大項)展開式
: A-Sequence 星級 : ★★☆☆☆ 題組: Online-judge.uva.es PROBLEM SET Volume CIX 題號: Problem D : A-Sequence 解題者:薛祖淵 解題日期: 2006 年 2 月 21 日 題意:一開始先輸入一個.
:Word Morphing ★★☆☆☆ 題組: Problem Set Archive with Online Judge 題號: 10508:word morphing 解題者:楊家豪 解題日期: 2006 年 5 月 21 日 題意: 第一行給你兩個正整數, 第一個代表下面會出現幾個字串,
T-SQL 運算子介紹 11/29. 運算子的總類 指定運算子 算術運算子 比較運算子 邏輯運算子 位元運算子 字串連結運算子 單一運算元運算子.
指導教授:陳淑媛 學生:李宗叡 李卿輔.  利用下列三種方法 (Edge Detection 、 Local Binary Pattern 、 Structured Local Edge Pattern) 來判斷是否為場景變換,以方便使用者來 找出所要的片段。
1.1 線性方程式系統簡介 1.2 高斯消去法與高斯-喬登消去法 1.3 線性方程式系統的應用(-Skip-)
ECE 331 – Digital System Design
: OPENING DOORS ? 題組: Problem Set Archive with Online Judge 題號: 10606: OPENING DOORS 解題者:侯沛彣 解題日期: 2006 年 6 月 11 日 題意: - 某間學校有 N 個學生,每個學生都有自己的衣物櫃.
Chapter 2 聯立線性方程式與矩陣 緒言 線性方程式組 (systems of linear equations) 出現 在多數線性模式 (linear model) 中。根據以往解 題的經驗,讀者們也許已發現方程式的解僅與 該方程式的係數有關,求解的過程也僅與係數 的運算有關,只要係數間的相關位置不改變,
Chapter 3 Growth of Functions Asymptotic notation Θ-notation: f(n) = Θ(g(n)) , g(n) is an asymptotically tight bound for f(n) 。 Θ(g(n)) = {f(n)|
STAT0_sampling Random Sampling  母體: Finite population & Infinity population  由一大小為 N 的有限母體中抽出一樣本數為 n 的樣 本,若每一樣本被抽出的機率是一樣的,這樣本稱 為隨機樣本 (random sample)
: Matrix Decompressing ★★★★☆ 題組: Contest Volumes with Online Judge 題號: 11082: Matrix Decompressing 解題者:蔡權昱、劉洙愷 解題日期: 2008 年 4 月 18 日 題意:假設有一矩陣 R*C,
5.1 Rn上之長度與點積 5.2 內積空間 5.3 單範正交基底:Gram-Schmidt過程 5.4 數學模型與最小平方分析
1. 假設以下的敘述為一未提供 “ 捷徑計算 ” 能力的程式段,試用程 式設計的技巧,使此敘述經此改 寫的動作後,具有與 “ 捷徑計算 ” 之 處理方法相同之處理模式。 if and then E1 else E2 endif.
McGraw-Hill/Irwin © 2003 The McGraw-Hill Companies, Inc.,All Rights Reserved. 肆 資料分析與表達.
聯合大學資工系 周念湘 BCC 數字系統. 聯合大學資工系 周念湘 2 r 進位:轉成 10 進位 r 代表「基底」  10 進位: r = 10  2 進位: r = 2 D r : 表示某個 r 進位的數 (r 不寫,表.
:Problem D: Bit-wise Sequence ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 10232: Problem D: Bit-wise Sequence 解題者:李濟宇 解題日期: 2006 年 4 月 16.
: The largest Clique ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11324: The largest Clique 解題者:李重儀 解題日期: 2008 年 11 月 24 日 題意: 簡單來說,給你一個 directed.
Chapter 8 消費可能性 偏好 選擇 Part 3 家庭的選擇
CH 15- 元件可靠度之驗證  驗證方法  指數模式之可靠度驗證  韋式模式之可靠度驗證  對數常態模式之可靠度驗證  失效數為零時之可靠度估算  各種失效模式之應用.
: Problem A : MiniMice ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11411: Problem A : MiniMice 解題者:李重儀 解題日期: 2008 年 9 月 3 日 題意:簡單的說,題目中每一隻老鼠有一個編號.
: Ahoy, Pirates! ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11402: Ahoy, Pirates! 解題者:李重儀 解題日期: 2008 年 8 月 26 日 題意:有一個海盜島有 N 個海盜,他們的編號 (id)
: Count DePrimes ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11408: Count DePrimes 解題者:李育賢 解題日期: 2008 年 9 月 2 日 題意: 題目會給你二個數字 a,b( 2 ≦ a ≦ 5,000,000,a.
Fugacity Coefficient and Fugacity
: Multisets and Sequences ★★★★☆ 題組: Problem Set Archive with Online Judge 題號: 11023: Multisets and Sequences 解題者:葉貫中 解題日期: 2007 年 4 月 24 日 題意:在這個題目中,我們要定義.
資料結構實習-一 參數傳遞.
1 Finite Continued Fractions 田錦燕 94/11/03 95/8/9( 最後更新 )
1 Introduction to Java Programming Lecture 2: Basics of Java Programming Spring 2008.
: Problem G e-Coins ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 10306: Problem G e-Coins 解題者:陳瀅文 解題日期: 2006 年 5 月 2 日 題意:給定一個正整數 S (0
Management Abstracts Retrieval System; MARS 檢索操作.
: Beautiful Numbers ★★★★☆ 題組: Problem Set Archive with Online Judge 題號: 11472: Beautiful Numbers 解題者:邱經達 解題日期: 2011 年 5 月 5 日 題意: 若一個 N 進位的數用到該.
資料結構實習-二.
: Expect the Expected ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11427: Expect the Expected 解題者:李重儀 解題日期: 2008 年 9 月 21 日 題意:玩一種遊戲 (a game.
-Antidifferentiation- Chapter 6 朝陽科技大學 資訊管理系 李麗華 教授.
845: Gas Station Numbers ★★★ 題組: Problem Set Archive with Online Judge 題號: 845: Gas Station Numbers. 解題者:張維珊 解題日期: 2006 年 2 月 題意: 將輸入的數字,經過重新排列組合或旋轉數字,得到比原先的數字大,
© The McGraw-Hill Companies, Inc., 2006© The McGraw-Hill Companies, Inc., 2007 Chapter 4 IP 定址:分級式定址.
Chapter 10 m-way 搜尋樹與B-Tree
: Function Overloading ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 11032:Function Overloading 解題者:許智祺 解題日期: 2007 年 5 月 8 日 題意:判對輸入之數字是否為.
第五章 內積空間 5.1 Rn上之長度與點積 5.2 內積空間 5.3 單範正交基底:Gram-Schmidt過程
Extreme Discrete Summation ★★★★☆ 題組: Contest Archive with Online Judge 題號: Extreme Discrete Summation 解題者:蔡宗翰 解題日期: 2008 年 10 月 13 日.
: Help My Brother ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 11033: Help My Brother 解題者: 呂明璁 解題日期: 2007 年 5 月 14 日.
計算機概論 第6章 數位邏輯設計.
2005/7 Linear system-1 The Linear Equation System and Eliminations.
電腦的基本單位 類比訊號 (analog signal) 指的是連續的訊號 數位訊號 (digital signal) 指的是以預先定義的符號表示不連續 的訊號 one bit 8 bits=one byte 電腦裡的所有資料,包括文 字、數據、影像、音訊、視 訊,都是用二進位來表示的。
電腦的基本單位 類比訊號 (analog signal) 指的是連續的訊號
連續隨機變數 連續變數:時間、分數、重量、……
:Stupid Sequence ★★★☆☆ 題組: Contest Archive with Online Judge 題號: 11319: Stupid Sequence 解題者:李育賢 解題日期: 2008 年 11 月 23 日 題意: 一個公式 f(x)=a 0 +a 1 x+a.
1 Introduction to Java Programming Lecture 3 Mathematical Operators Spring 2008.
數字系統與資料表示法 教師: 陳炯勳 數系轉換 r進制數字 稱為 base r或 radix r 有r個計數符號,計數順序逢r歸零(進位) A n A n - 1 ‥‥A 2 A 1 A 0 ﹒A -1 A -2 ‥‥A -m 其中A n 及A.
: Finding Paths in Grid ★★★★☆ 題組: Contest Archive with Online Judge 題號: 11486: Finding Paths in Grid 解題者:李重儀 解題日期: 2008 年 10 月 14 日 題意:給一個 7 個 column.
:Problem E.Stone Game ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 10165: Problem E.Stone Game 解題者:李濟宇 解題日期: 2006 年 3 月 26 日 題意: Jack 與 Jim.
:Rings and Glue ★★☆☆☆ 題組: Problem Set Archive with Online Judge 題號: 10301: Rings and Glue 解題者:施博修 解題日期: 2011 年 5 月 18 日 題意:小約翰有了個大麻煩,他不小心將 rings.
VHDL語法(3).
: How many 0's? ★★★☆☆ 題組: Problem Set Archive with Online Judge 題號: 11038: How many 0’s? 解題者:楊鵬宇 解題日期: 2007 年 5 月 15 日 題意:寫下題目給的 m 與 n(m
©2010 Cengage Learning SLIDES FOR CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION Click the mouse to move to the next page. Use the ESC key to exit.
©2010 Cengage Learning CHAPTER 2 BOOLEAN ALGEBRA 2.1Introduction 2.2Basic Operations 2.3Boolean Expressions and Truth Tables 2.4Basic Theorems 2.5Commutative,
4.1 Conversion of English Sentences to Boolean Equations
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Combinational Design ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
©2004 Brooks/Cole FIGURES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the.
©2010 Cengage Learning CHAPTER 3 BOOLEAN ALGEBRA (continued) 3.1Multiplying Out and Factoring Expressions 3.2Exclusive-OR and Equivalence Operations 3.3The.
Operational Amplifiers
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp 92 Parity Method Pp 94 The parity method.
1 CS 352 Introduction to Logic Design Lecture 2 Ahmed Ezzat Boolean Algebra and Its Applications Ch-3 + Ch-4.
©2010 Cengage Learning SLIDES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use.
UNIT 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
Presentation transcript:

©2010 Cengage Learning CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS This chapter in the book includes: Objectives Study Guide 4.1Conversion of English Sentences to Boolean Equations 4.2Combinational Logic Design Using a Truth Table 4.3Minterm and Maxterm Expansions 4.4General Minterm and Maxterm Expansions 4.5Incompletely Specified Functions 4.6Examples of Truth Table Construction 4.7Design of Binary Adders and Subtractors Problems

©2010 Cengage Learning Conversion of English Sentences to Boolean Equations The three main steps in designing a single-output combinational switching circuit are 1. Find a switching function that specifies the desired behavior of the circuit. 2. Find a simplified algebraic expression for the function. 3. Realize the simplified function using available logic elements. * 了解所需電路之指令要求 轉化為一布林函式簡化並實現為邏輯電路

©2010 Cengage Learning Example 1 F A B We will define a two-valued variable to indicate the truth of falsity of each phrase: F = 1 if “Mary watches TV” is true; otherwise F = 0. A = 1 if “it is Monday night” is true; otherwise A = 0. B = 1 if “she has finished her homework” is true; otherwise B = 0. Because F is “true” if A and B are both “true”, we can represent the sentence by F = A B

©2010 Cengage Learning Example 2 The alarm will ring iff the alarm switch is turned on and the door is not closed, or it is after 6 P.M. and the window is not closed. Define the desired function of a circuit

©2010 Cengage Learning Example 2 (continued) Section 4.1 (p. 91) The corresponding equation is: And the corresponding circuit is: The alarm will ring iff the alarm switch is turned on and the door is not closed, or it is after 6 P.M. and the window is not closed. Convert to Boolean Equation Realize it to a logic curcuit

©2010 Cengage Learning 4.2 Combinational Logic Design using a Truth Table Suppose we want the output of a circuit to be f = 1 if N ≥ and f = 0 if N < Then the truth table is: * 用 truth table 反推電路

©2010 Cengage Learning Next, we will derive an algebraic expression for f from the truth table by using the combinations of values of A, B, and C for which f = 1. For example, the term A ′ BC is 1 only if A = 0, B = 1, and C = 1. Finding all terms such that f = 1 and ORing them together yields: f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC(4-1) * 將布林函式以積之合 (SOP) 來表示

©2010 Cengage Learning The equation can be simplified by first combining terms and then eliminating A′: This equation leads directly to the following circuit: f = A′BC + AB ′ + AB = A′BC + A = A + BC(4-2) 簡化公式 11-D * 簡化並實現其電路

©2010 Cengage Learning Instead of writing f in terms of the 1’s of the function, we may also write f in terms of the 0’s of the function. Observe that the term A + B + C is 0 only if A = B = C = 0. ANDing all of these ‘0’ terms together yields: f = (A + B + C)(A + B + C ′ )(A + B′ + C)(4-3) 反之,可以取 truth table 中之 0 項, 以布林函式合之積 (POS) 來表示

©2010 Cengage Learning By combining terms and using the second distributive law, we can simplify the equation: f = (A + B + C)(A + B + C ′ )(A + B′ + C)(4-3) f = (A + B)(A + B′ + C) = A + B(B ′ + C) = A + BC(4-4) 簡化公式 (X+Y)(X+Z)=X+YZ

©2010 Cengage Learning 4.3 Minterm and Maxterm Expansions Each of the terms in Equation (4-1) is referred to as a minterm. In general, a minterm of n variables is a product of n literals in which each variable appears exactly once in either true or complemented form, but not both. (A literal is a variable or its complement) f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC (4-1) 函數之最小項 : 為一標準積之合 (standard SOP) 的表示式 函數內之每一乘積項皆為一 minterm ,且其中之變數僅出 現一次。

©2010 Cengage Learning Table 4-1 Minterms and Maxterms for Three Variables

©2010 Cengage Learning * 總結 : 最大項 (maxterm) 與最小項 (minterm) 1. 主要目的 : 提供一標準型式有助於布林表示式化簡程序的加速完成,且更適合實現邏輯電路之使用。 2. 最小項 : (a) 將 truth table 中所有代表函數二進位值為 1 的乘積項都找出來,即可得到最小項之表示式。 (b) minterm 的特點是 : 可以代表 truth table 中所有二進位變數的一個完整組合,對該組合而言,其值 為 1 ,其他組合時,其值則為 0 。 (c) 舉例來說, n=3 。如果二進位組合中的位元為 0 時,其文字符號便是一個取補數的變數;如果位元 值為 1 ,其文字符號則未取補數的變數。 (d) minitern 的代表符號 m j ,其下標代表可以使最小項值為 1 的二進位組合之等效十進位值。 3. 最大項 : (a) 將 truth table 中所有代表函數二進位值為 0 的和項 (sum) 都找出來,即可得到最大項之表示式。 (b) maxterm 的特點是 : 可以代表 truth table 中所有二進位變數的一個完整組合,對該組合而言,其值 為 0 ,其他組合時,其值則為 1 。 (c) 舉例來說, n=3 。最大項就是三變數之邏輯和,如果二進位組合中的位元為 1 時,其文字符號便是 一個取補數的變數;如果為 0 ,其文字符號則未取補數的變數。 (d) Maxtern 的代表符號 M j ,其下標代表可以使最小項值為 0 的二進位組合之等效十進位值。

©2010 Cengage Learning Minterm expansion for a function is unique. Equation (4-1) can be rewritten in terms of m-notation as: This can be further abbreviated by listing only the decimal subscripts in the form: f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC(4-1) f (A, B, C) = m 3 + m 4 + m 5 + m 6 + m 7 (4-5) f (A, B, C) = Ʃ m(3, 4, 5, 6, 7)(4-5)

©2010 Cengage Learning Minterm Expansion Example Find the minterm expansion of f(a,b,c,d) = a'(b ' + d) + acd '. * 如何取得函數之最小項表示式 ( 即轉成最簡化的積之合 ) 每一最小項,不足之變數皆補上

©2010 Cengage Learning Maxterm Expansion Example Find the maxterm expansion of f(a,b,c,d) = a'(b ' + d) + acd '. * 如何取得函數之最大項表示式 ( 即轉成最簡化的合之積 ) 最大項與最小項互為補數關係 ! f (A, B, C) = Ʃ m(3, 4, 5, 6, 7) f (A, B, C) =  (0, 1, 2)

©2010 Cengage Learning Table 4-2. General Truth Table for Three Variables Table 4-2 represents a truth table for a general function of three variables. Each a i is a constant with a value of 0 or 1. * 一般式 a i 有 0, 1 兩種可能 全部會有 2 n 之表示

©2010 Cengage Learning General Minterm and Maxterm Expansions We can write the minterm expansion for a general function of three variables as follows: The maxterm expansion for a general function of three variables is:

©2010 Cengage Learning * 用 DeMorgan’s Law * 最大項與最小項之補數表示式

©2010 Cengage Learning Table 4-3. Conversion of Forms Table 4-3 summarizes the procedures for conversion between minterm and maxterm expansions of F and F '

©2010 Cengage Learning Table 4-4. Application of Table 4-3 互補關係 (4-12) (4-15) 可得證明 (4-13) (4-14) (4-12) (4-14) 可得證明 (4-13)(4-15)

©2010 Cengage Learning Product of Two minterm expansion: Only these with the same terms can presented

©2010 Cengage Learning Section 4.5 (p. 99) Incompletely Specified Functions A large digital system is usually divided into many subcircuits. Consider the following example in which the output of circuit N 1 drives the input of circuit N 2 :

©2010 Cengage Learning Table 4-5: Truth Table with Don't Cares Let us assume the output of N 1 does not generate all possible combinations of values for A, B, and C. In particular, we will assume there are no combinations of values for w, x, y, and z which cause A, B, and C to assume values of 001 or 110. Input (w, x, y, z ) don’t lead to ABC =001 or 110, then we say F is incompletely specified Don’t-cares

©2010 Cengage Learning When we realize the function, we must specify values for the don’t-cares. It is desirable to choose values which will help simplify the function. If we assign the value 0 to both X’s, then If we assign 1 to the first X and 0 to the second, then If we assign 1 to both X’s, then The second choice of values leads to the simplest solution. So how to write a function with don’t-cares ?

©2010 Cengage Learning Table 4-5 The minterm expansion for Table 4-5 is: The maxterm expansion for Table 4-5 is: Write a function with don’t-care terms

©2010 Cengage Learning Examples of Truth Table Construction We will design a simple binary adder that adds two 1-bit binary numbers, a and b, to give a 2-bit sum. The numeric values for the adder inputs and outputs are as follows:

©2010 Cengage Learning We will represent inputs to the adder by the logic variables A and B and the 2-bit sum by the logic variables X and Y, and we construct a truth table: Because a numeric value of 0 is represented by a logic 0 and a numeric value of 1 by a logic 1, the 0’s and 1’s in the truth table are exactly the same as in the previous table. From the truth table,

©2010 Cengage Learning Ex: Design an adder which adds two 2-bit binary numbers to give a 3-bit binary sum. Find the truth table for the circuit. The circuit has four inputs and three outputs as shown: Example 01 : Design an adder

©2010 Cengage Learning m0m0 m1m1..

Example 02 : Design an error detector for BCD code See Page.21(Table 1-2)

©2010 Cengage Learning Example 03 : Design an detector for DCB, where input can be exactly divisible by Too many don’t-care terms We will treat this by Karnaugh-map

©2010 Cengage Learning Example 4: Design of Binary Adders for 4-Bit Binary Numbers We will design a parallel adder that adds two 4-bit unsigned binary numbers and a carry input to give a 4-bit sum and a carry output. Ex.

©2010 Cengage Learning One approach would be to construct a truth table with nine inputs and five outputs and then derive and simplify the five output equations. A better method is to design a logic module that adds two bits and a carry, and then connect four of these modules together to form a 4-bit adder. Methods

©2010 Cengage Learning Parallel Adder Composed of Four Full Adders Ex.

©2010 Cengage Learning Truth Table for a Full Adder 進位到下一行 他行進位過來

©2010 Cengage Learning Full Adder Logic Equations The logic equations for the full adder derived from the truth table are: Ex. (X+X+X)=X

©2010 Cengage Learning Implementation of Full Adder However, when 2’s complement is used, the carrier(C4) is discarded, therefore no carry into the first cell, C0 is 0. So first cell can be simplified to

©2010 Cengage Learning An overflow has occurred if adding two positive numbers gives a negative result or adding two negative numbers gives a positive result. We define an overflow signal, V = 1 if an overflow occurs. For Figure 4-3, V = A 3 ′ B 3 ′ S 3 + A 3 B 3 S 3 ′ Detect Overflow for Signed Binary Numbers A3B3S3V

©2010 Cengage Learning Figure 4-6: Binary Subtracter Using Full Adders Full Adders may be used to form A – B using the 2’s complement representation for negative numbers. The 2’s complement of B can be formed by first finding the 1’s complement and then adding 1. Example 5: Design of Binary subtracter for 4-Bit Binary Numbers(see HW 1.33)

©2010 Cengage Learning Figure 4-7: Parallel Subtracter Alternatively, direct subtraction can be accomplished by employing a full subtracter in a manner analogous to a full adder. 有無借出 ? 需要借入 ?

©2010 Cengage Learning Table 4.6. Truth Table for Binary Full Subtracter 有無借出 ? 需要借入 ?

©2010 Cengage Learning Consider x i = 0, y i = 1, and b i = 1: Section 4.7 (p. 107) 需要借入

©2010 Cengage Learning HW Chapter 4: 4.5 (a)