Digital Control The s plane root locus design technique concentrates on two figures of merit: time to peak and percent overshoot. From these two figures.

Slides:



Advertisements
Similar presentations
Chapter 5 – The Performance of Feedback Control Systems
Advertisements

Discrete Controller Design
Chapter 4 Continuous Time Signals Time Response Continuous Time Signals Time Response.
Design with Root Locus Lecture 9.
Chapter 10 Stability Analysis and Controller Tuning
Modern Control Theory Lecture 5 By Kirsten Mølgaard Nielsen
Multivariable Control
Loop Shaping Professor Walter W. Olson
Analog and Digital Control 1
Control Systems With Embedded Implementation (CSEI) Dr. Imtiaz Hussain Assistant Professor
PD Controller 1.Find the steady-state output due to unit-step r d. 2.Find the steady-state output due to unit-step input (with r d =0)
Chapter 10 – The Design of Feedback Control Systems
System identification and self regulating systems.
Lecture 17. System Response II
Modern Control Theory (Digital Control)
Transient & Steady State Response Analysis
Lecture 9: Compensator Design in Frequency Domain.
Modern Control Systems (MCS)
Lect. 5 Lead-Lag Control Basil Hamed
Prof. Wahied Gharieb Ali Abdelaal Faculty of Engineering Computer and Systems Engineering Department Master and Diploma Students CSE 502: Control Systems.
Design of Control Systems Cascade Root Locus Design This is the first lecture devoted to the control system design. In the previous lectures we laid the.
Out response, Poles, and Zeros
Wir schaffen Wissen – heute für morgen 9. September 2015PSI,9. September 2015PSI, Paul Scherrer Institut Basic powersupply control – Digital implementation.
Modern Control Systems (MCS)
Chapter 7 Control Systems Design by Root-Locus Method 7.1 Introduction -The primary objective of this chapter is to present procedures for the design and.
By Irfan Azhar Time Response. Transient Response After the engineer obtains a mathematical representation of a subsystem, the subsystem is analyzed for.
INC341 Design with Root Locus
Ch. 9 Application to Control. 9.1 Introduction to Control Consider a causal linear time-invariant system with input x(t) and output y(t). Y(s) = Gp(s)X(s)
Professor Walter W. Olson Department of Mechanical, Industrial and Manufacturing Engineering University of Toledo Loop Shaping.
INC341 Design Using Graphical Tool (continue)
Digital Control Systems Digital Control Design via Continuous Design Emulación F,P&W Chapters 6 & 7.2.
MESB374 System Modeling and Analysis PID Controller Design
Control Systems EE 4314 Lecture 29 May 5, 2015
Control Systems With Embedded Implementation (CSEI)
Chapter 4 Discrete Equivalents.
Discrete Controller Design
System Time Response Characteristics
Chapter 6 Root-Locus Analysis 6.1 Introduction - In some systems simple gain adjustment may move the closed- loop poles to desired locations. Then the.
Lecture 18: Root Locus Basics
1 Time Response. CHAPTER Poles and Zeros and System Response. Figure 3.1: (a) System showing input and output; (b) Pole-zero plot of the system;
Modern Control Systems (MCS) Dr. Imtiaz Hussain Assistant Professor URL :
Find f(kT) if Exercise 1. Solution 1 1 Begin by dividing F(z) by z and performing a partial-fraction expansion. For z = 0.5 For z = 0.7 For z = 0.9.
Controller design by R.L. Typical setup: C(s)G p (s) Root Locus Based Controller Design Goal: 1.Select poles and zero of C(s) so that R.L. pass through.
Control Systems EE 4314 Lecture 26 April 30, 2015 Spring 2015 Indika Wijayasinghe.
SKEE 3143 Control Systems Design Chapter 2 – PID Controllers Design
Vision Lab System VISION SYSTEM Chapter 9. Design via Root Locus Youngjoon Han
ABE425 Engineering Measurement Systems ABE425 Engineering Measurement Systems PID Control Dr. Tony E. Grift Dept. of Agricultural & Biological Engineering.
Lecture 9: Time-Response Characteristics (II) TexPoint fonts used in EMF. Read the TexPoint manual before you delete this box.: AA A AAA A A A A A A A.
Page : PID Controller Chapter 3 Design of Discrete- Time control systems PID C ontroller.
Automatic Control Theory CSE 322
Laplace Transforms Chapter 3 Standard notation in dynamics and control
Time Response Analysis
Design via Root Locus (Textbook Ch.9).
Lecture 20: Root Locus for Design
PID Controller.
LINEAR CONTROL SYSTEMS
Chapter 9 Design via Root Locus <<<4.1>>>
Chapter 9 Design via Root Locus <<<4.1>>>
Modern Control Systems (MCS)
Digital Control Systems (DCS)
Root Loci Analysis (3): Root Locus Approach to Control System Design
UNIT-II TIME RESPONSE ANALYSIS
Compensators.
UNIVERSITI MALAYSIA PERLIS SCHOOL OF ELECTRICAL SYSTEM ENGINEERING
7-5 Relative Stability.
Design via Root Locus Techniques
IntroductionLecture 1: Basic Ideas & Terminology
IntroductionLecture 1: Basic Ideas & Terminology
Exercise 1 For the unit step response shown in the following figure, find the transfer function of the system. Also find rise time and settling time. Solution.
By: Nafees Ahamad, AP, EECE, Dept. DIT University, Dehradun
Presentation transcript:

Digital Control The s plane root locus design technique concentrates on two figures of merit: time to peak and percent overshoot. From these two figures of merit we determine values for the damping ratio and natural frequency. (See equations 5.14 and 5.16) In digital electronic we learnt how to transform from s plane to z plane. In this lecture we use another way for transformation called Ad Hoc (Pole/Zero) Mapping.

Lead Compensation Has the same purpose as PD compensator to improve the transient response. It consists of zero and a pole with the zero closer to the origin of the s plane than the pole. The zero of the lead compensator like the zero of the PD compensator reshapes a portion of the root locus to achieve the desired transient response. The pole influence the overall shape of the root locus but its impact on the portion being reshaped by the zero is minimal. A lead compensator can be implemented by opamps.

Example s s+1 s+a s+bs+b  11 22 33 Re (s) Im (s) -b-b -a-a0

Lag Compensator Identical to PI compensator. Improves steady state accuracy. The pole of the compensator is close to the origin. The pole close to the origin is a near approximation to a perfect integrator.

The Ad Hoc (Pole/Zero) Mapping Translate all poles from s plane to the z plane using z = e sT Translate all finite zeros using z = e sT If the s plane transfer function has any zeros at infinity, place a zero at z = 0 for each zero at infinity. Select a gain G(z) so that

Example of Transformation

Design in the s Plane In this example, we may do the design ignoring the effect of the zero- order hold, and then redo the design to include its effect. We may ignore the effect of the zero-order hold, if the sampling rate is high enough.

-b-b -2 0 s+bs+bs+2 s+1 s 2  22 11 33

Choosing a Sampling Rate We say we require 10 samples per cycle of the output. Since the damped frequency at which the closed loop system will oscillate is 2 rad/, this yield a sample rate of 20 rad/s, or 3.18 Hz. Then the intersample period T is 0.314s. This is slow sampling rate. We will increase it to 10 Hz. We use bilinear mapping in order to map the compensator G c (s) to the z plane

The Bilinear Mapping We usually map the lines of damping constant and natural frequency from the s plane to the z plane using the mapping z = e sT. Compensators can be mapped from the s plane to the z plane in variety of ways. The bilinear mapping is a frequent choice for mapping compensators from the s plane to the z plane. The usual choice for a is 2. For this choice of a, the bilinear mapping is the inverse of the trapezoidal rule for numerical integration (Tustin’s method).