April 11, 2005 ITWG1 Technical issues for the future Silicon Wafers *Kiyoshi Takada: Shin-Etsu Handotai Co., Ltd. (a former SSi General Manager) Masato.

Slides:



Advertisements
Similar presentations
ITRS Information – Not for distribution April 11, 2005 ITWG1 Technical issues for the future Silicon Wafers *Kiyoshi Takada: Shin-Etsu Handotai Co., Ltd.
Advertisements

Math – Chapter 8 Lesson 1 – Understanding Length and Height Length – how long something is from one end to the other Height – distance from the bottom.
Plasma Window Options and Opportunities for Inertial Fusion Applications Leslie Bromberg Ady Herskovitch* MIT Plasma Science and Fusion Center ARIES meeting.
Display Systems and photosensors (Part 2)
EN 407. OH 1..
DRILLING MACHINE Dept. of Mech & Mfg. Engg..
Wafer Manufacturing Farshid Karbassian.
The PMBR steady-state and Coupled kinetics core thermal-hydraulics benchmark test problems PBMR (Pty) Ltd. – NRG – Penn State Univ. – Purdeu Univ. - INL.
Experience Scotia, a Utah based corporation was founded to meet the needs of industry. Scotia provides innovative engineering and fabrication services.
NETANYA PLASMATEC LTD Confidential 1 Plasma Treatment Casting (PTC) process for aluminum Gravity Die Casting (GDC)
FABRICATION PROCESSES
Conclusion : We have demonstrated excellent growth of SCD on the top and side surface of HPHT seeds. Our initial experiments show the feasibility of growing.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Technology
Eija Tuominen DEVELOPMENT OF RADIATION HARD DETECTORS Helsinki Institute of Physics (HIP) In close cooperation with: Microelectronics Centre,
DeGarmo’s Materials and Processes in Manufacturing
Manufacturing Processes
Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.
Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417.
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
Silicon Nanowire based Solar Cells
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
Advanced Machining Processes
Gallium Arsenide (GaAs) the Savior of the Semiconductor Neil Troy.
Chapter 3 Manufacturing Wafers 半導體製程 材料科學與工程研究所 張翼 教授.
Chapter 1 Crystal Growth Wafer Preparation.
The problem of foundry production is manufacture of billets and machine parts by pouring fused metal into a casting mould, whose cavity has the shape of.
1 CMOS for next 15 years as the mainstream of nano device technology: problems, solutions and beyond that Tokyo Institute of Technology, Japan Hiroshi.
Lecture on Integrated Circuits (ICs)
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Manufacturing processes
AIR BEARING SYSTEM.
Crystal Growth Techniques
Simulation study of RENO-50 Jungsic Park Seoul National University RENO-50 International Workshop June 13-14, 2013 Hoam Faculty House, Korea.
Manufacture of High Resistivity, Low Oxygen Czochralski Silicon
Presented By: RENJITHKUMAR TKMCE KOLLAM. INTRODUCTION Electronics with out silicon is unbelievable, but it will come true with evolution of diamond or.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
Silicon Carbide Temperature Sensor for Harsh Environments.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
RD50 Michael Moll – PH-TA1-SDMeeting February 25, Three R&D strategies:  Material engineering - Defect engineering of silicon (oxygenation, dimers,
From: S.Y. Hu Y.C. Lee, J.W. Lee, J.C. Huang, J.L. Shen, W.
Lecture 8.0 Silicon Crystal Growth. Silicon Mfg. - old Produce Silicon metal bar Zone Refining – n times –To get purity Cut off impure end Use pieces.
Jaakko Härkönen, 6th "Hiroshima" Symposium, Carmel, California, September Magnetic Czochralski silicon as detector material J. Härkönen, E. Tuovinen,
Nanotechnology Ninad Mehendale.
Io School of Microelectronic Engineering Lecture III Single Crystal Silicon Wafer Manufacturing.
Definition History Fabrication process Advantages Disadvantages Applications.
Chapter 1 Basic semiconductor properties. What is a Semiconductor? Low resistivity : 10  6  10  4  cm => conductor High resistivity : 
DESIGN AND DEVELOPMENT OF GRINDING ATTACHMENT ON LATHE MACHINE
Welcome to CRYSYS The leading supplier of high quality GaAs substrates
Market Steers Livestock Judging.
SEMICONDUCTOR DEVICE FABRICATION
ANADOLU ÜNİVERSİTESİ Industrial Engineerng Department
Prof. Jang-Ung Park (박장웅)
Flow mal-distribution study in cryogenic counter-flow plate fin heat exchangers Geet Jain1, Sharad Chaudhary1, Prabhat Kumar Gupta2, P.K. Kush2 1Institue.
Grinding Grinding is a process which utilizes the use of abrasive particles bounded together to produce superior surface finishing An abrasive: is a small,
Silicon Epitaxial Wafer for Discrete
Advanced Machining of Alternative Materials-Part A: Cutting Mechanics
Part III Forming and Shaping Processes and Equipment
Si DRIE APPLICATION In Corial 210IL.
Silicon Crystal Growth
Thermal oxidation Growth Rate
SEMICONDUCTORS Properties
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Silicon Crystal Growth
Epitaxial Deposition
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

April 11, 2005 ITWG1 Technical issues for the future Silicon Wafers *Kiyoshi Takada: Shin-Etsu Handotai Co., Ltd. (a former SSi General Manager) Masato Imai: Komatsu Electronic Metals Co., Ltd. (a former SSi Epitaxial Dept. Manager) Nobuyuki Hayashi: Sumitomo Mitsubishi Silicon Corp. (SSi Administration Dept., General Manager)

April 11, 2005 ITWG2 Contents of presentation Q1. Why was the SSi consortium formed? Why was 400mm studied? Q2. What have been the SSi main technical success? Q3. How is the intellectual property rights performance going on? Q4. What are the key points for sending Technical Information to the Next Wafer Diameter?

April 11, 2005 ITWG3 Q1. Why was the SSi consortium formed ? S = Super = Super Heavy and Large + Si = Silicon itself SSi

April 11, 2005 ITWG4 Q1. Why was 400mm studied? (Quotation from the regime of SELETE at 1996) At the SSi establishment, it was a general agreement in the semiconductor industry that the next generation of 300mm was 400mm.

April 11, 2005 ITWG5 Q2. What have been the SSi main technical success? A2. 1) Monster CZ crystal pulling furnace by SSi original design. (Verification of Maruyama Patent, Cusp typed MCZ, etc.) 2) Wafer shaping process by SSi original Grinding Machines. (High flatness grinding technology in the lapping-less and etching-less process) 3) Low temperature Epitaxial growth by SSi original design. (Highly uniform growth of the super thin layer)

April 11, 2005 ITWG6 World largest CZ crystal pulling furnace Furnace Height: 12 m Weight: 36 ton Hot zone: 40 inch Cusp-type super conductive magnet Crystal Diameter: 400 mm Weight: over 400 kg Body length: over 1m

April 11, 2005 ITWG7 Crystal Supporting System Schematic drawing of built-in system in SSi furnace M. Maruyama: Patent No

April 11, 2005 ITWG8 The worlds first Si single crystal weighing more than 400Kg in a 400mm diameter 400mm Si single crystal, which has a straight length of 110cm and a total weight of 411kg, is shown in contrast with normal 200mm crystal.

April 11, 2005 ITWG9 Simplified wafer shaping process by Grinding Technology Schematic view of Ductile Mode Double Disk Grinding (DDG) Machine for Super- Large and Super-Flat Silicon wafer. Trigonal Prism type Pentahedral Structure *Bed and base columns are cast as one component Deionized water type Linear actuator Bed Twin double V guide ways Base column Four Trigonal Braces Top column Deionized water type hydraulic grinding spindle Silicon wafer Saddle Grinding wheel

April 11, 2005 ITWG10 SEM photograph of cutting chip 300 nm By the extremely high stiffness, motion accuracy, feeding resolution and fine mesh grinding wheel, a portion of Ductile-mode grinding was searched.

April 11, 2005 ITWG11 Q3. How is the intellectual property rights performance going on? A3. Among the many patents of SSi, the basic patents of Epi reactor are licensed to Tera Semicon (Korea).

April 11, 2005 ITWG12 Results of 400mm epitaxial wafers Note that the thickness distributions change drastically depending on the gas flow rate adjustment of each inlet nozzle. Thickness uniformity commensurate with industrial levels has been achieved. The transition width of 0.1 m is a very steep one compared to that of approximately 0.5 m for wafers grown by conventional SiHCl 3 process.

April 11, 2005 ITWG13 Q4. What are the key points for sending Technical Information to the Next Wafer Diameter ? A4. Ο SSi information will be much effective. Δ Some of SSi information will be suggestive. Χ New technology should be searched. Remarks: Ο Nano-Metrology System measuring the price detection of wafer shape. Χ Defect & Particle Detection Technology. Metrology Ο Epitaxial Furnace Design with the intention of Cost reduction. Ο ~ Δ Low Temperature Epitaxial Growth Technology. Epitaxial Growth ΧHigh purity cleaning technology. Ο ~ Δ Simplified Wafer Shaping process by Grinding Technologies with Ductile - mode. Wafer Shaping Ο Furnace system concept including MCZ, Crystal Suspending system, Larger Quartz Crucible, Safety system, etc. Δ ~ ΧStandardization of Numerical Simulation and Thermal Properties. Crystal Growth RemarksTechnological IssuesField

April 11, 2005 ITWG14 Commercial Viability for Next Diameter crystal growth is questionable 1) Additional technologies such as Monster Puller installation with MCZ, giant Quartz Crucible, Suspending System,Remote Control, etc. will be needed. Higher cost 2) Productivity together with slower growth rate will drastically fall down. Higher cost 3) Unusable Si materials such as shoulder, tail, residue, etc. will increase. φ400mm φ200mm Higher cost Weight loss >30% 10%

April 11, 2005 ITWG15 Concluding Remarks 1.SSis activity was a milestone to adapt our concept and/or strategy to the new circumstance. 2.SSi patents and know-how would be promised to improve the 300mm Si production and to the next generation wafer. 3.However, the fulfillment of the next wafer would be questionable without Devices, Equipment, Materials and Wafer each makers concrete cooperation and appropriate sharing of monster investment in advance.