Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.

Slides:



Advertisements
Similar presentations
ECE 667 Synthesis and Verification of Digital Circuits
Advertisements

OCV-Aware Top-Level Clock Tree Optimization
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Solutions for Scheduling Assays. Why do we use laboratory automation? Improve quality control (QC) Free resources Reduce sa fety risks Automatic data.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
1 of 14 1/15 Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded.
Reconfigurable Computing (EN2911X, Fall07)
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
1 of 14 1 Analysis and Synthesis of Communication-Intensive Heterogeneous Real-Time Systems Paul Pop Computer and Information Science Dept. Linköpings.
1 Application Specific Integrated Circuits. 2 What is an ASIC? An application-specific integrated circuit (ASIC) is an integrated circuit (IC) customized.
Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.
1 of 14 1 Scheduling and Optimization of Fault- Tolerant Embedded Systems Viacheslav Izosimov Embedded Systems Lab (ESLAB) Linköping University, Sweden.
Pei-Ci Wu Martin D. F. Wong On Timing Closure: Buffer Insertion for Hold-Violation Removal DAC’14.
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
DATE Optimizations of an Application- Level Protocol for Enhanced Dependability in FlexRay Wenchao Li 1, Marco Di Natale 2, Wei Zheng 1, Paolo Giusto.
Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Register-Transfer (RT) Synthesis Greg Stitt ECE Department University of Florida.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
Global Routing.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
Path Scheduling on Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference San Francisco,
A Graph Based Algorithm for Data Path Optimization in Custom Processors J. Trajkovic, M. Reshadi, B. Gorjiara, D. Gajski Center for Embedded Computer Systems.
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
Task Graph Scheduling for RTR Paper Review By Gregor Scott.
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
High Performance Embedded Computing © 2007 Elsevier Chapter 7, part 3: Hardware/Software Co-Design High Performance Embedded Computing Wayne Wolf.
Introduction to Clock Tree Synthesis
1 of 14 1/34 Embedded Systems Design: Optimization Challenges Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
FPGA CAD 10-MAR-2003.
Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
1 Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs Li Shang and Niraj K.Jha Proceedings.
System-Level Modeling and Simulation of the Cell Culture Microfluidic Biochip ProCell Wajid Hassan Minhass †, Paul Pop †, Jan Madsen † Mette Hemmingsen.
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Partial Reconfigurable Designs
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Fault-Tolerant Architecture Design for Flow-Based Biochips
Microfluidic Biochips
HIGH LEVEL SYNTHESIS.
Reconfigurable Computing (EN2911X, Fall07)
Presentation transcript:

Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University of Denmark

2 Outline  Digital microfluidic biochips  Architecture model: module vs. routing-based  Application model  System-level design  Module-based synthesis  Routing-based synthesis  Challenges

3 Architecture model Biochip from Duke University

4 Electrowetting on Dielectric

5 Operations, cont. Transport on 3-phase inner bus Droplet dispensing Reservoir loading (0.1M KCL with dye)

6 Reconfigurability S2S2 R2R2 B S3S3 S1S1 W R1R1 Dispensing Detection Splitting/Merging Storage Mixing/Dilution Non-reconfigurable Reconfigurable

7 Operation execution: Module based S2S2 R2R2 B S3S3 S1S1 W R1R1 OperationArea (cells)Time (s) Mix2 x 43 Mix2 x 24 Dilution2 x 44 Dilution2 x 25 Module library 2 x 4 module

8 Operations: Mixing  Droplets can move anywhere  Fixed area: module-based operation execution  Unconstrained: routing-based operation execution

9 Operation execution: Routing based  Droplets can move anywhere  Constrained to a module  We know the completion time from the module library.  Unconstrained, any route  How can we find out the operation completion times?

10 Application model: from this… Glucose assay steps on the biochipTrinder’s reaction, a colorimetric enzyme-based method Several such reactions assays in parallel: “in-vitro diagnostics” application Reconfigurable architecture

11 Application model: …to this—an acyclic directed graph “in-vitro diagnostics” application

12 Another application example: “Colorimetric protein assay”

13 System-level design tasks Scheduling Binding Placement & routing Allocation

14 My motivation: adapt familiar design methods to a new area FPGADigital biochip Transistors Net Wires Clock lines Control electrodes Reservoirs Transparent cells RAM Multiplexer CLBs Mixers Transport bus Optical detectors Basic Devices Configured FPGA Configured biochip Tiles Systems

15 Module-Based Synthesis

16 Module-Based Synthesis O7 O8 O9

17 Module-Based Synthesis O7 O8 O9

18 Module-Based Synthesis O71x4 O81x4

19 Module-Based Synthesis O92x4 O101x4

20 Module-Based Synthesis O92x4 O101x4

21 Module-Based Synthesis

22 Problem Formulation  Given  Application: graph  Biochip: array of electrodes  Library of modules  Determine  Allocation of modules from modules library  Binding of modules to operations in the graph  Scheduling of operations  Placement of modules on the array  Such that  the application execution time is minimized

23 Reconfigurability

24 Reconfigurability

25 Reconfigurability

26 Reconfigurability

27 Reconfigurability

28 Reconfigurability

29 Reconfigurability

30 Reconfigurability

31 Reconfigurability

32 Reconfigurability

33 Reconfigurability

34 Reconfigurability

35 Reconfigurability

36 Reconfigurability

37 Reconfigurability Without dynamic reconfiguration: t+18

38 Solution  Binding of modules to operations  Schedule of the operations  Placement of modules performed inside scheduling  Placement of the modules  Free space manager based on [Bazargan et al. 2000] that divides free space on the chip into overlapping rectangles  Other solutions proposed in the literature:  Integer Linear Programming  Simulated Annealing Tabu Search List Scheduling Maximal Empty Rectangles

39 Dynamic Placement Algorithm OperationModule O 7 (mix)M 1 (2x2) O 1 (diluter)D 2 (2x5)

40 Dynamic Placement Algorithm

41 Dynamic Placement Algorithm

42 Dynamic Placement Algorithm

43 Dynamic Placement Algorithm

44 Routing-Based Synthesis

45 Routing-Based Synthesis O7 O8 O9

46 Routing-Based Synthesis

47 Routing-Based Synthesis

48 Routing-Based Synthesis

49 Routing-Based Synthesis

50 Routing-Based Synthesis

51 Routing-Based Synthesis

52 Routing-Based Synthesis

53 Routing-Based Synthesis

54 Routing-Based Synthesis

55 Routing-Based Synthesis

56 When will the operations complete?  For module-based synthesis we know the completion time from the module library.  But now there are no modules, the droplets can move anywhere:  How can we find out the operation completion times?

57 Characterizing operations  If the droplet does not move: very slow mixing by diffusion  If the droplet moves, how long does it take to complete?  Mixing percentages: p 0, p 90, p 180 ?

58 Characterizing operations  We know how long an operation takes on modules  Starting from this, can determine the percentages?

59 Decomposing modules Safe, conservative estimates p 90 =0.1%, p 180 =-0.5%, p 0 =0.29% and 0.58% Moving a droplet one cell takes 0.01 s.

60 Routing-Based Synthesis

61 Routing-Based Synthesis

62 Routing- vs. Module-Based Synthesis

63 Routing- vs. Module-Based Synthesis Module-Based SynthesisRouting-Based Synthesis

64 Problem Formulation  Given  Application: graph  Biochip: array of electrodes  Library of non-reconfigurable devices  Determine  Droplet routes for all reconfigurable operations  Allocation and binding of non-reconfigurable modules from a library  Scheduling of operations  Such that  the application completion time is minimized

65 Proposed Solution

66 Proposed Solution Meet Execute

67 Proposed Solution Meet Execute Minimize the time until the droplet(s) arrive at destination Minimize the completion time for the operation

68 GRASP-Based Heuristic  Greedy Randomized Adaptive Search Procedure For each droplet: Determine possible moves Evaluate possible moves Make a list of best N possible moves Perform a randomly chosen possible move

69 GRASP-Based Heuristic Greedy Randomized Adaptive Search Procedure For each droplet: Determine possible moves Evaluate possible moves Make a list of best N possible moves Perform a randomly chosen possible move

70 GRASP-Based Heuristic Greedy Randomized Adaptive Search Procedure For each droplet: Determine possible moves Evaluate possible moves Make a list of best N possible moves Perform a randomly chosen possible move

71 GRASP-Based Heuristic Greedy Randomized Adaptive Search Procedure For each droplet: Determine possible moves Evaluate possible moves Make a list of best N possible moves Perform a randomly chosen possible move

72 GRASP-Based Heuristic Greedy Randomized Adaptive Search Procedure For each droplet: Determine possible moves Evaluate possible moves Make a list of best N possible moves Perform a randomly chosen possible move

73 Experimental Evaluation Routing-Based Synthesis (RBS) vs. to Module-Based Synthesis (MBS)

74 Conclusions  Module-based vs. routing-based  Module-based needs an extra routing step between the modules; Routing-based performs unified synthesis and routing  Module-based wastes space: only one module-cell is used; Routing-based exploits better the application parallelism  Module-based can contain the contamination to a fixed area;  We have extended routing-based to address contamination

75 Droplet Routing  A key physical design problem for digital microfluidic biochips  Given the results from architectural-level synthesis and module placement:  Determine droplet pathways using the available cells in the microfluidic array; these routes are used to transport droplets between modules, or between modules and fluidic I/O ports (i.e., boundary on-chip reservoirs)  To find droplet routes with minimum lengths  Analogous to the minimization of the total wirelength in VLSI routing  Need to satisfy critical constraints  A set of fluidic constraints  Timing constraints: (delay for each droplet route does not exceed some maximum value, e.g., 10% of a time-slot used in scheduling)

76 Challenge: Design of Pin-Constrained Biochips Direct Addressing  Each electrode connected to an independent pin  For large arrays (e.g., > 100 x 100 electrodes)  Too many control pins  high fabrication cost  Wiring plan not available PCB design: 250 um via hole, 500 um x 500 um electrode Via Holes Wires Nevertheless, we need high-throughput and low cost: DNA sequencing (10 6 base pairs), Protein crystallization (10 3 candidate conditions) Disposable, marketability, $1 per chip

77 Challenge: Fault-tolerant design Electrode degradation Electrode short Hindered transportation Imperfect splitting

78 Verify correctness of fluidic operations in bioassay –Monitor bioassay status to find errors –Parameters for monitoring: volume of product droplet, sample concentration, others? Correct errors as soon as possible –Re-execute only the erroneous part of bioassay Drawback of current synthesis tools –Only provide a “data path”, no control or feedback mechanism –Monitor bioassay result at the end and re-execute the entire assay to correct errors Motivation for Error Recovery O0O0 O1O1 O2O2 Error detected No error Need control-path design for error detection and recovery

79 Droplet Detection Mechanisms Capacitive-sensing circuit for volumetric test Optical detection for concentration test Capacitive-sensing circuit (M. G. Pollack, PhD Thesis 2001) Photo-diode detector (Srinivasan et al., MicroTAS’03) Thin-film MSM detector (S.-W. Seo, PhD Thesis 2003)

80 Fault-tolerant graph: captures fault scenarios due to split operations  A sensing operation is introduced after each split  If the split was OK, the graph continues  If the split was NOT OK, we retry: insert a merge operation followed by another split Assumption: at most two consecutive errors

81 Straightforward scheduling Adding worst-case slack after each split to allow for recovery

82 Scheduling the fault-tolerant graph: backup schedules for fault scenarios Fault-tolerant schedule for two faults in O7

83 Scheduling the fault-tolerant graph: backup schedules for fault scenarios Fault-tolerant schedule for faults in O4 and O7

84 Another approach: Control-Path Design Add checkpoints to monitor outcomes of fluidic operations –Checkpoint: storage of the intermediate product droplet –Add checkpoints based on error-propagation estimates Assign each checkpoint a re-execution subroutine –Subroutine: fluidic operations between checkpoints –Correct the detected error by re-executing the subroutine Status at checkpoints Status at checkpoints C 1 : Pass C 1 : Pass C 2 : Fail C 2 : Fail C 3 : Pass C 3 : Pass Re-execution subroutine for C 2 Re-execution subroutine for C 2 Operations O 1 Operations O 1 and O 2 and O 2

85 Control-Path Design Error detection at the checkpoint –Performed for intermediate product droplet at the checkpoint –Concentration test (using photo-detector) –Volumetric test (using capacitive-sensing circuit) Droplet preparation for re-execution subroutine –Copy droplets are consumed during re-execution of a subroutine –Output droplets of operations (O 0, O 5 ) feeding inputs of subroutine O0O0 O5O5 copy droplets

86 Control-Path Design Implementation flow for error recovery at checkpoint C 2 Input: product droplet from operation O 2 Store product droplet at on-chip storage unit at checkpoint C 2 Move to on-chip detector for error-detection Error ? Trigger rollback recovery (re-execute O 1 and O 2 ) Implement successive operation O 4 Yes (Fail) No (Pass)

87 Implementation for Rollback Recovery at Checkpoint C 2 Micro-controller (software programs) Microfluidic Array Bioassay Instructions Bioassay Results Time: clock cycle 28 Instruction: start 0087 (C 2 ) Time: clock cycle 33 Result: error detected at C 2 Time: clock cycle 33 Instruction: (1) stop 0090 (O 3 ) (2) stop time counter (3) start 0085(O 1 ) to 0087(C 2 ) Time: clock cycle 33 Result: no error at C 2 Time: clock cycle 33 Instruction: (1) resume following bioassay (2) resume time counter

88 System-Level Design of Microfluidic Biochips

89 Biochip Design Automation Overview

90 Challenge: Architecture-specific biochip design Biochip from Duke University