Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary.

Slides:

Advertisements

Similar presentations

Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.

Advertisements

Leakage Energy Management in Cache Hierarchies L. Li, I. Kadayif, Y-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam Penn State.

Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique Mohab Anis, Shawki Areibi *, Mohamed Mahmoud.

9/15/05ELEC / Lecture 71 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.

Keeping Hot Chips Cool Ruchir Puri, Leon Stok, Subhrajit Bhattacharya IBM T.J. Watson Research Center Yorktown Heights, NY Circuits R-US.

Power Reduction Techniques For Microprocessor Systems

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.

Dynamic Voltage Scaling Using Both Headers and Footers Kyle Craig and Roy Matthews ECE 632.

5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,

A Leakage Current Replica Keeper for Dynamic Circuits  Based on the work presented in “A leakage Current Replica Keeper for Dynamic Circuits” by: Yolin.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

11/01/05ELEC / Lecture 171 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

2/8/06D&T Seminar1 Multi-Core Parallelism for Low- Power Design Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Spring 07, Feb 22 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Aware Microprocessors Vishwani D. Agrawal.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

Low Power Design and Adiabatic Circuits P.Ranjith M.Tech(ICT)

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Subthreshold Dual Mode Logic

6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.

Low Power Techniques in Processor Design

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

Power Reduction for FPGA using Multiple Vdd/Vth

Low-Power Wireless Sensor Networks

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

Washington State University

Power Management of Flash Memory for Portable Devices ELG 4135, Fall 2006 Faculty of Engineering, University of Ottawa November 1, 2006 Thayalan Selvam.

Adiabatic Logic as Low-Power Design Technique Presented by: Muaayad Al-Mosawy Presented to: Dr. Maitham Shams Mar. 02, 2005.

XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.

A Low-Leakage 2.5GHZ Skewed CMOS 32-Bit Adder For Nanometer CMOS Technologies Advanced VLSI Course Seminar December 28, 2006 Peresented by: Rabe’e Majidi.

Dec 3, 2008Sheth: MS Thesis1 A Hardware-Software Processor Architecture Using Pipeline Stalls For Leakage Power Management Khushboo Sheth Master’s Thesis.

Simultaneous Supply, Threshold and Width Optimization for Low-Power CMOS Circuits With an aside on System based shutdown. Gord Allan PhD Candidate ASIC.

Sp09 CMPEN 411 L14 S.1 CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 14: Designing for Low Power [Adapted from Rabaey’s Digital Integrated Circuits,

64 bit Kogge-Stone Adders in different logic styles – A study Rob McNish Satyanand Nalam.

Computer Science and Engineering Power-Performance Considerations of Parallel Computing on Chip Multiprocessors Jian Li and Jose F. Martinez ACM Transactions.

A Class presentation for VLSI course by : Maryam Homayouni

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Class Report 何昭毅 : Voltage Scaling. Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption.

A Method for Reducing Active and Leakage Power in Kogge-Stone Adder VLSI Design – ECE6332 Elaheh Sadredini Luonan Wang December 02, 2014.

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

University of Toronto,Toronto, Ontario, Canada 1 Circuit Research Labs, Intel Corporation, Hillsboro, OR Variations-Aware Low-Power Design with Voltage.

CS203 – Advanced Computer Architecture

LOW POWER DESIGN METHODS

M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.

Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.

CS203 – Advanced Computer Architecture

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Hot Chips, Slow Wires, Leaky Transistors

Challenges in Nanoelectronics: Process Variability

Low Power Design in VLSI

CSV881: Low-Power Design Multicore Design for Low Power

Circuit Design Techniques for Low Power DSPs

Presentation transcript:

Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary

Low-power Circuits and Technology for Wireless Digital Systems Authors: S. V. Kosonocky, A. J. Bhavnagarwala, K. Chin,G. D. Gristede A.-M. Haen, W. Hwang, M. B. Ketchen, S. Kim D. R. Knebel, K. W. Warren, V. Zyuban

Outlines: Introduction Deep submicron CMOS technology limitations Low power circuit techniques Multi threshold design methodology Power Gating techniques Conclusion

Introduction: The importance for wristwatch computer such as the IBM WatchPad* or WorkPad*, or a cellular telephone is speed and low-power consumption. Also CMOS technology scales to deep submicron dimensions, power plays the most important role.

Technology: power consumption due to component leakage begins to surpass dynamic power

Low-power circuit styles: Optimizing the circuit style:  Static CMOS has the lowest sensitivity to process variations The power dissipation in CMOS circuits consists of several main components, as shown in Equation below: P(total) = P(sw) + P(sc) + P(static) + P(leak)

Usage of multi threshold devices: These logic circuits incorporate one set of low-Vt devices and another set of high-Vt devices. The key techniques are to use the low-Vt device to gain performance, high-Vt devices to cut off the leakage paths.

Usage of multi threshold devices:

Power gating: Header or footer with high Vt can be used to decouple the logic from supply or ground during long idle period or sleep state. To compensate the reduction in logic performance these switches are bigger in size.

Power gating:

Conclusion: Advanced technology imposes new limitations on the circuit designer Leakage power is a major constraint for low-power battery-operated applications A combination of system architecture, circuit style, and technology options can allow long battery life while providing high performance on demand for new applications. Low Vt devices allow high performance but also high standby leakage power. High Vt devices decrease leakage power and cause more delay.

References: 1. E. J. Nowak, “Maintaining the Benefits of CMOS Scaling When Scaling Bogs Down,” IBM J. Res. & Dev. 46, No. 2/3, 169 –180 (March/May 2002). 2. J. Burr and A. Peterson, “Energy Considerations in Multichip-Module-Based Multiprocessors,” Proceedings of the International Conference on Computer Design, September 1999, pp. 593– K. Bernstein, K. Carrig, C. Durham, and P. Hansen, High Speed CMOS Design Styles, Kluwer Academic Publications, New York, A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, 1995.