EE694v-Verification-Lect11-1- Lect 35 – Verification Project 2 Design of fault tolerant circuit testing and fault simulation. What needs verified –A SEC/DED.

Slides:

Advertisements

Similar presentations

ADDER, HALF ADDER & FULL ADDER

Advertisements

©2004 Brooks/Cole FIGURES FOR CHAPTER 10 INTRODUCTION TO VHDL Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

Give qualifications of instructors: DAP

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

Binary Addition. Binary Addition (1) Binary Addition (2)

Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

VHDL Intro What does VHDL stand for? VHSIC Hardware Description Language VHSIC = Very High Speed Integrated Circuit Developed in 1982 by Govt. to standardize.

1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.

EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,

Chapter 3 Combinational Logic Design

AND Gate: A Logic circuit whose output is logic ‘1’ if and only if all of its inputs are logic ‘1’.

 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.

Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.

공과대학 > IT 공학부 Embedded Processor Design Chapter 8: Test EMBEDDED SYSTEM DESIGN 공과대학 > IT 공학부 Embedded Processor Design Presenter: Yvette E. Gelogo Professor:

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

Outline Analysis of Combinational Circuits Signed Number Arithmetic

Binary Addition CSC 103 September 17, 2007.

Digital Arithmetic and Arithmetic Circuits

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

EE694v-Verification-Lect11-1- Lect : The FP adder test plan As noted earlier – there is a difference in black box and while box testing and verificiation.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah

Fsim_logic – A VHDL type for testing of FLYTRAP by Joanne E. DeGroat, Ph.D. Associate Professor The Ohio State University.

EE694v-Verification-Lect10-1- Lect 10 - Stimulus & Response Applying input stimulus to a design Creating clock signals Other waveforms Synchronizing inputs.

VHDL IE- CSE. What do you understand by VHDL??  VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

Robust Low Power VLSI ECE 7502 S2015 Evaluation of Coverage-Driven Random Verification ECE 7502 – Project Presentation Qing Qin 04/23/2015.

Gates and Logic Dr John Cowell phones off (please)

4. Computer Maths and Logic 4.2 Boolean Logic Logic Circuits.

Introducing the Nexys 2 Board CS 332 – Operating Systems 12/04/2011 by Otto Castell-R.

ECE 764 – Project B.  Why is package needed?  What is package to do?  The verification task.

IAY 0600 Digital Systems Design VHDL discussion Verification: Testbenches Alexander Sudnitson Tallinn University of Technology.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Universal college of engineering & technology. .By Harsh Patel)

1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.

Assignment write a short notes on 1.Manufacturing Testing. 2.Functional Testing. 3.Files and Text I/O. 4.Differentiate the cpld and fpga architecture.

Introduction to Testing CSIS 1595: Fundamentals of Programming and Problem Solving 1.

Computer Architecture Lecture 16 Fasih ur Rehman.

CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 5: Arithmetic Circuits Chapter 5 (minus 5.3.4)

Combinational Circuits

ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.

Introduction to VHDL Coding Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

EE694v - Verification - Lect Lect 12,13,14 – 762 Testbenches Lets look at the EE 762 testbenches Look at stimulus generation techniques Look at response.

IAY 0600 Digital Systems Design Event-Driven Simulation VHDL Discussion Alexander Sudnitson Tallinn University of Technology.

IAY 0600 Digital Systems Design VHDL discussion Verification: Testbenches Alexander Sudnitson Tallinn University of Technology.

How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B

Online Testable Fault Tolerant Full Adder in Reversible Logic Synthesis Sajib Kumar Mitra MS/ Department of Computer Science and Engineering University.

EGRE 6311 LHO 04 - Subprograms, Packages, and Libraries EGRE 631 1/26/09.

C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.

Explain Half Adder and Full Adder with Truth Table.

Structural style Modular design and hierarchy Part 1

The electronic circuits domain (and preparations for exercise)

Structural style Modular design and hierarchy Part 1

Enemies make you stronger, allies make you weaker. Frank Herbert

VHDL (VHSIC Hardware Description Language)

Week 7: Gates and Circuits: PART II

Figure 8.1. The general form of a sequential circuit.

XOR Function Logic Symbol  Description  Truth Table 

LOGIC Circuits.

Design of Digital Circuits Lab 5 Supplement: Implementing an ALU

Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Presentation transcript:

EE694v-Verification-Lect11-1- Lect 35 – Verification Project 2 Design of fault tolerant circuit testing and fault simulation. What needs verified –A SEC/DED 8-bit adder with a SED counter stimulus input generator (need figure) –Provided with 8-bit SEC/DED adder –Provided with 8 bit counters configured with adder in a fill8 logic unit. –Provided with package for fbit. – fault simulation bit type –Provided with package for fsim_logic – resolved fault simulation type

The SEC/DED adder In general the architecture is EE694v-Verification-Lect11-2-

Type fbit Fbit – fault simulation bit type During evaluation of basic functions like AND, OR, XOR, etc., the output is probablistically the inverse of what it should be, i.e., in error. Two packages to verify fbit and fsim_logic EE694v-Verification-Lect11-3-

Overhead of fault simulation What is overhead???? On every gate evaluation a random number is generated. SO LOTS OF OVERHEAD computation. Part of work is to evaluate that overhead. –How to do it? Run the adder (type bit exhaustive) and have the time. Run the adder (type fbit) and have the time. Run the adder (type fsim_logic) and have the time. Include this in the report. EE694v-Verification-Lect11-4-

What may need to be added Fbit_logic package needs to include a type conversion function to convert to/from type bit. This is such that the testbench can generate the test transactions without error. DONE but not verified yet. EE694v-Verification-Lect11-5-

What to verify The fault tolerant SEC/DED 8-bit adder The fbit logic package – the full package The fsim_logic_package – the full package EE694v-Verification-Lect11-6-

The verification plan Details what is to be verified and how along with the rationale. In this project are verifying the design, architecture, and HDL coding of the SEC/DED adder. Additionally you are verifying the two packages for fault injection, fbit and fsim_logic which parallel the existing types bit and std_logic EE694v-Verification-Lect11-7-

Fault simulation logic packages fbit_logic is the package that declares and defines type fbit and fbit_vector. –Corresponds to type bit –Has an error injection threshold Constant threshold is declared in the package declarative part. When set to 1 then no errors are injected When set to.99 then 1 in 100 gate evaluations result in an erroneous output. Can vary the threshold to obtain meaningful fault simulation in finite time. EE694v-Verification-Lect11-8-

Fault simulation stdlogic package fsim_logic is the package that declares and defines type fsim_logic and fsim_logic_vector –Corresponds to type std_logic –As with type fbit there is an error injection threshold Models can be modified to use fault simulation types. Only modification needed is to modify the type in the ports and declarations of the designs. EE694v-Verification-Lect11-9-