DataFlash TM …Pure Genius Q4 2002 - Slide 1 Ideal for Data Storage Applications –Digital voice storage –Digital image storage –Text/data storage Ideal.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Flash storage memory and Design Trade offs for SSD performance
VHDL 8 Practical example
Chapter 5 Internal Memory
Computer Organization and Architecture
File Management Chapter 12. File Management File management system is considered part of the operating system Input to applications is by means of a file.
RUAG Aerospace 11 Using SpaceWire as EGSE Interface Anders Petersén, Torbjörn Hult RUAG Aerospace Sweden AB (Saab Space) International SpaceWire Conference.
Introduction to Microprocessors Number Systems and Conversions No /6/00 Chapter 1: Introduction to 68HC11 The 68HC11 Microcontroller.
Computer ArchitectureFall 2008 © November 12, 2007 Nael Abu-Ghazaleh Lecture 24 Disk IO.
Programmable logic and FPGA
Chapter 5 Internal Memory
The 8051 Microcontroller Architecture
Microcontroller: Introduction
Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Input/Output devices Part 3: Programmable I/O and DSP's dr.ir. A.C. Verschueren.
MCU – Microcontroller Unit – 1 MCU  1 cip or VLSI core – application-specific.
File System. NET+OS 6 File System Architecture Design Goals File System Layer Design Storage Services Layer Design RAM Services Layer Design Flash Services.
CS-280 Dr. Mark L. Hornick 1 Parts of a GP Computer (Microcomputer) Contains separate Microprocessor chip Memory/Memory controller MB control chips Peripheral.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
ECE 447: Lecture 1 Microcontroller Concepts. ECE 447: Basic Computer System CPU Memory Program + Data I/O Interface Parallel I/O Device Serial I/O Device.
Introduction to Computing: Lecture 4
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
©2008 The McGraw-Hill Companies, Inc. All rights reserved. Digital Electronics Principles & Applications Seventh Edition Chapter 13 Computer Systems Roger.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Memory Systems Embedded Systems Design and Implementation Witawas Srisa-an.
Chapter 5 Internal Memory. Semiconductor Memory Types.
J. Christiansen, CERN - EP/MIC
Memory and Storage Dr. Rebhi S. Baraka
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
File Management Chapter 12. File Management File management system is considered part of the operating system Input to applications is by means of a file.
Class ID: Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: Using Virtual EEPROM and Flash API for.
Renesas Technology America, Inc. Flash!. CPU Rewrite CPU-rewrite is a term that refers to an Renesas MCU’s ability to erase/program its own internal Flash.
RL78 Code & Dataflash.
20-1 Embedded Systems Memory Expansion Lecture 20.
Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
File Systems cs550 Operating Systems David Monismith.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 8.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
XIP – eXecute In Place Jiyong Park. 2 Contents Flash Memory How to Use Flash Memory Flash Translation Layers (Traditional) JFFS JFFS2 eXecute.
AHMEDABAD INSTITUTE OF TECHNOLOGY
MICROPROCESSOR AMARTYA ROY-72 ANGSHUMAN CHATTERJEE-80 ASHISH LOHIA-70 MOLOY CHAKRABORTY-60.
1 The user’s view  A user is a person employing the computer to do useful work  Examples of useful work include spreadsheets word processing developing.
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
Voice Controlled Robot by Cell Phone with Android App
Memory Expansion Lecture 22 Embedded Systems.
Memory COMPUTER ARCHITECTURE
Microcontrollers & GPIO
Processor/Memory Chapter 3
Voice Over IP By: Jon Peterson.
MCU – Microcontroller Unit – 2
Flash EEPROM Emulation Concepts
Chapter 1: The 8051 Microcontrollers
Subject Name: Digital Signal Processing Algorithms & Architecture
Introduction to Microprocessors and Microcontrollers
Interfacing Memory Interfacing.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Processes and operating systems
Processes and operating systems
Introduction to 5685x Series
ADSP 21065L.
Presentation transcript:

DataFlash TM …Pure Genius Q Slide 1 Ideal for Data Storage Applications –Digital voice storage –Digital image storage –Text/data storage Ideal for Code Storage Applications –Many applications execute code out of RAM instead of Flash –Program Code is stored in DataFlash and shadowed into RAM –One DataFlash can store both code and data! The #1 Serial Interface Flash Family Since 1997! D ata F lash ® Is... Low Pin Count, Feature Rich Sequential Access Flash Incorporates Features Not Found in Other Flash –Unique software and hardware features –Features designed to provide optimum flexibility

DataFlash TM …Pure Genius Q Slide 2 DataFlash FEATURES

DataFlash TM …Pure Genius Q Slide 3 NOR Flash Memory Array with Small Pages SPI compatible Serial Interface Chip Select Input allows multiple devices on the same bus RESET input allows the System to Terminate Any Operation Write Protect Provides method to protect a portion of the memory Array Dual SRAM Buffers to provide enhanced flexibility and simultaneous read or write operations High Speed Clock Multiple Data Paths for Reading and Writing RDY/BSY output provides the device status I/O INTERFACE SISO FLASH MEMORY ARRAY PAGE SIZE = BUFFER SIZE BUFFER 1 BUFFER 2 SCK WP RESETRDY/BSY DataFlash ® Block Diagram CS

DataFlash TM …Pure Genius Q Slide 4 DataFlash Commands

DataFlash TM …Pure Genius Q Slide 5 Digikey Prices PartSizePage Size# PagesPrice/100 AT45DB041B4 Mbit264 bytes2048$2.07 AT45DB081B8 Mbit264 bytes4096$2.79 AT45DB161B16 Mbit528 bytes4096$3.79 AT45DB321B32 Mbit528 bytes8192$5.51 AT45DB64264 Mbit1056 bytes8192$10.94

DataFlash TM …Pure Genius Q Slide 6 Traditional Flash, NAND and other serial flash are Not Ideal for Data Storage –Large blocks (4K to 128K bytes) must be erased at a time –Makes data manipulation difficult –External RAM must be used to manipulate small amounts of data DataFlash Incorporates On-Chip SRAM –Allows true EEPROM emulation –A single byte can be modified without the use of any external RAM –All data manipulation operations are totally self-contained BETTER THAN OTHER FLASH LARGE BLOCK FLASH MCU SRAM (32K to 1M) Added Cost Extra Board Space Added Weight Reduced Battery Life

DataFlash TM …Pure Genius Q Slide 7 IDEAL FOR DATA STORAGE DATA STORAGE REQUIREMENTDataFlash FEATURE SIMPLE DATA MANIPULATION–Small Pages –On-Chip SRAM Buffers –Single-Cycle Programming RELIABLE MEMORY–100% Good Bits (NOR flash) E 2 PROM EMULATION–Small Pages –Byte Alterability (Using On-Chip SRAM Buffers) ERROR DETECTION/CORRECTION–COMPARE Command –Extra 8 or 16 Bytes Per Page (to Append Checksums)

DataFlash TM …Pure Genius Q Slide 8 The D ata F lash Extra Every DataFlash Comes With Extra Memory –DataFlash has more memory than “equivalent” density Flash products »Every DataFlash page includes extra bytes for code or data storage Save money! –Integrate the EE 2 function and Code size over runs can still fit in the original target density! Other Expected Density ExtraTotalSerial or Parallel Flash 1024-Kbits32-Kbits1056-Kbits1024-Kbits 2048-Kbits64-Kbits2112-Kbits2048-Kbits 4096-Kbits128-Kbits4224-Kbits4096-Kbits 8192-Kbits256-Kbits8448-Kbits8192-Kbits 16,384-Kbits512-Kbits16,896-Kbits16,384-Kbits 32-Mbit1-Mbit33-Mbit32-Mbit 64-Mbit2-Mbits66-Mbit64-Mbit 128-Mbit4-Mbits132-Mbit128-Mbit 256-Mbit8-Mbits264-Mbit256-Mbit D ATA F LASH ® MEMORY COMPARISON Density 1M DataFlash Memory 256M 2M 4M 8M 16M 32M 64M 128M

DataFlash TM …Pure Genius Q Slide 9 128M (x1/x8) AT45DB1282 DataFlash DEVICE FAMILY Single Voltage Multiple Architectures Multiple Interfaces Die shrinks of all densities ensure long term support and price reduction path DEVICES = Year of Introduction M AT45D/DB021 4M AT45D/DB041 8M AT45D/DB081 1M AT45D/DB011 2M AT45D/DB021 1M AT45D/DB011 2M AT45D/DB021 4M AT45D/DB041 8M AT45D/DB081 1M AT45DB011 2M AT45DB021 4M AT45D/DB041 8M AT45DB081 16M AT45DB161 32M AT45DB321 4M AT45D/DB041 8M AT45D/DB081 16M AT45D/DB161 16M AT45D/DB161 32M AT45DB321 64M (x1/x8) AT45DB642 1M AT45DB011B 2M AT45DB021B 4M AT45DB041B 8M AT45DB081B 16M AT45DB161B 32M AT45DB321B 64M (x1/x8) AT45DB642 1M AT45DB011B 2M AT45DB021B 4M AT45DB041B 8M AT45DB081B 16M AT45DB161B 32M AT45DB321B 64M (x1/x8) AT45DB M (x1/x8) AT45DB M AT45DB011B 2M AT45DB021B 4M AT45DB041B 8M AT45DB081B 16M AT45DB161B 32M AT45DB321B 64M (x1/x8) AT45DB M (x1/x8) AT45DB2562

DataFlash TM …Pure Genius Q Slide 10 DIGITAL ANSWERING MACHINE BLOCK DIAGRAM DataFlash DIGITAL SIGNAL PROCESSOR µ-LAW CODEC HOST MCU LINE INTERFACE TELEPHONE LINE RING DETECT HOOK CONTROL SPEAKER MIC DISPLAY KEYPAD PLAYREWFF DELMEMOTIME

DataFlash TM …Pure Genius Q Slide 11 DSP 1DSP 2DSP 3 SILENCE COMPRESSION:YESYESNO COMPRESSED DATA RATE:2.4 KBPS4.35 KBPS5.44 KBPS TIME PER BIT: µs/bit µs/bit µs/bit NO. OF BYTES FOR 1 SECOND OF VOICE:300 bytes544 bytes680 bytes DIGITAL ANSWERING MACHINE VOICE STORAGE CHARACTERISTICS 4M SERIAL DataFlash ENTIRE ARRAY30.04 min min min. PROTECTED REGION (OGM / VOICE PROMPTS) 3.75 min.2.07 min.1.66 min. NON-PROTECTED REGION (ICM) min min min. 2M SERIAL DataFlash ENTIRE ARRAY15.02 min.8.29 min.6.63 min. PROTECTED REGION (OGM / VOICE PROMPTS) 3.75 min.2.07 min.1.66 min. NON-PROTECTED REGION (ICM) min.6.21 min.4.97 min. MAXIMUM VOICE STORAGE TIMES

DataFlash TM …Pure Genius Q Slide 12 Protected Region –256 pages total (12.5%) –Preprogrammed information that never changes »Voice prompts for remote access »Time/day stamp recordings –Outgoing message (changes infrequently) Message Manager Table –99 pages total (4.83%) »Allows addressing of 99 messages –Header information for each message Incoming Message Storage –1693 pages total (82.67%) –13.7 minutes at 4.35 kbps data rate DIGITAL ANSWERING MACHINE MEMORY MAP — 4M DataFlash SECTOR 0 THROUGH SECTOR 255 (PROTECTED REGION) SECTOR 256 THROUGH SECTOR 354 SECTOR 355 THROUGH SECTOR 2047 VOICE PROMPTS TIME/DAY STAMP OUTGOING MESSAGE MESSAGE MANAGER TABLE INCOMING MESSAGES

DataFlash TM …Pure Genius Q Slide 13 DIGITAL ANSWERING MACHINE MESSAGE MANAGER TABLE Header Provides Vital Message Characteristics and Information –Contains flags, text data, and address pointers Small Pages of DataFlash Allow Easy Implementation of File/Message Manager Tables MESSAGE 1 HEADER MESSAGE 2 HEADER MESSAGE 3 HEADER MESSAGE 4 HEADER MESSAGE 96 HEADER MESSAGE 97 HEADER MESSAGE 98 HEADER MESSAGE 99 HEADER SECTOR 256 SECTOR 257 SECTOR 258 SECTOR 259 SECTOR 351 SECTOR 352 SECTOR 353 SECTOR 354 BYTE 54-55: Ending Sector Address BYTE 52-53: Starting Sector Address BYTE 49-51: Time (x x x = hour, min, am/pm) BYTE 46-48: Date (x x x = day, month, date) BYTE 21-45: Caller ID Name BYTE 06-20: Caller ID Phone Number BYTE 04-05: Message Length (x x = min, sec) BYTE 03: Mailbox Number BYTE 02: Urgent Message BYTE 01: New Message BYTE 00: Message Deleted X X X X X X X X X X X X : JOHN DOE WED, SEP 17 3:48 PM

DataFlash TM …Pure Genius Q Slide 14 Messages Are Stored Sequentially –Entire memory array is filled before any sector management is performed –Deleted messages are tagged but not actually erased –Provides even wearing of sectors DIGITAL ANSWERING MACHINE INCOMING MESSAGE STORAGE MESSAGE 1 MESSAGE 2 MESSAGE 3 MESSAGE 4 MESSAGE 5 MESSAGE 6

DataFlash TM …Pure Genius Q Slide 15 Deleted Messages Are Tagged –Header contains flag for deleted messages New Message Storage Continues Sequentially “Clean Up” Operation Performed When Entire Memory Array Becomes Full DIGITAL ANSWERING MACHINE DELETED MESSAGES : BOB SMITH TUE, SEP 16 9:22 AM : JOHN DOE WED, SEP 17 3:48 PM : JOHN DOE MON, SEP 15 1:32 PM : KIM SMITH MON, SEP 15 2:15 PM PAGE 256 PAGE 257 PAGE 258 PAGE 259 HEADERS FOR MESSAGES 1 THROUGH 4 MESSAGE 1 MESSAGE 2 MESSAGE 3 MESSAGE 4 x x

DataFlash TM …Pure Genius Q Slide 16 DIGITAL ANSWERING MACHINE “CLEAN UP” OPERATION — RESTRUCTURING New Message Storage Continues Sequentially Starting With Message 12 Saved Messages Are Renumbered and Moved MESSAGE 1 MESSAGE 2 MESSAGE 3 MESSAGE 4 MESSAGE 5 MESSAGE 6 MESSAGE 7 MESSAGE 8 MESSAGE 9 MESSAGE 10 MESSAGE MESSAGE 1 MESSAGE 4 MESSAGE 5 MESSAGE 6 MESSAGE 7 MESSAGE 11 MESSAGE 12 MESSAGE 15 MESSAGE MESSAGE 33 MESSAGE 34

DataFlash TM …Pure Genius Q Slide 17 4K byte Erase Block Size of NAND Flash Makes Message Management Difficult –If 4K bytes are erased, MESSAGE 1 and part of MESSAGE 2 will be erased »MESSAGE 2 must first be moved to a blank portion of memory before MESSAGE 1 can be erased »Once MESSAGE 1 is erased, MESSAGE 2 must be moved again back to upper portion of memory »Reduces endurance of device by increasing number of write operations –If sector boundaries are followed, then portions of memory will not be used »Reduces recording time DataFlash Pages Eliminate the Difficulties –Pages store less than 1 second of voice –No unnecessary sector move operations –Less overhead for sector management –Maximizes recording time DIGITAL ANSWERING MACHINE SMALL SECTORS ARE BETTER MESSAGE 1 MESSAGE 2 4 KBYTES (16 DataFlash PAGES) x x x x x x x x x x x

DataFlash TM …Pure Genius Q Slide 18 DataFlash in the Digital Answering Machine Market –DataFlash is the #1 memory solution worldwide Most DSP Manufacturers Support the DataFlash –Philips Semiconductor –Infineon –DSP Group –National Semiconductor –Texas Instruments –Sanyo Semiconductor –Toshiba –Motorola DIGITAL ANSWERING MACHINES