ICMetrics Experimental Platform Jenya Kovalchuk University of Essex 27 January 2012 Ecole Centrale of Lille 1 Part-financed by the European Regional Development.

Slides:



Advertisements
Similar presentations
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
Advertisements

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.
ASU Real-Time Operating System. Supervised by: Dr. Mohammed Sobh.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Configurable System-on-Chip: Xilinx EDK
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
ASPPRATECH.
111 Development Tools for ARM-Powered Devices Name of presenter RealView Microcontroller Development Kit ULINK2 USB/JTAG Adapter Evaluation Boards.
Building an Application Server for Home Network based on Android Platform Yi-hsien Liao Supervised by : Dr. Chao-huang Wei Department of Electrical Engineering.
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Using a Renesas Code Generation Tool for RL78 Devices.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
1 THE ARCHITECTURE FOR THE DIGITAL WORLD TM THE ARCHITECTURE FOR THE DIGITAL WORLD Embedded Linux for ARM Architecture.
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
Keil Products in a Single Slide
Annemarie Kokosy and Matthew Pepper ISEN / EKHUFT April 24 th, 2012 University of Essex 1 Part-financed by the European Regional Development Fund Definition.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Cortex-M3 Debugging System
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Cumulative Design Review: Interactive Teaching Device April 8 th, 2005 Lance Haney Micah Nance Nathan Young.
ICMetrics Experimental Platform Daniel Newman University of Kent 27 January 2012 Ecole Centrale of Lille 1 Part-financed by the European Regional Development.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
Activity 2 Progress Gareth Howells University of Kent June 2012 ISEN Lille 1 Part-financed by the European Regional Development Fund.
W.Skulski Phobos Workshop April /2003 Firmware & software development Digital Pulse Processor DDC-8 (Universal Trigger Module) Wojtek Skulski University.
Activity 1: Multi-sensor based Navigation of Intelligent Wheelchairs Theo Theodoridis and Huosheng Hu University of Essex 27 January 2012 Ecole Centrale.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
COMPUTER SYSTEM LABORATORY Lab10 - Sensor II. Lab 10 Experimental Goal Learn how to write programs on the PTK development board (STM32F207). 2013/11/19/
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Midterm Presentation By: Vova Menis-Lurie Sonia Gershkovich.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
Teachers Name : Suman Sarker Telecommunication Technology Subject Name : Microcontroller & Embedded System Subject Code : 6871 Semester : 7th Department.
Activity 3: Multimodality HMI for Hands-free control of an intelligent wheelchair L. Wei, T. Theodovidis, H. Hu, D. Gu University of Essex 27 January 2012.
Lab 1 Department of Computer Science and Information Engineering National Taiwan University Lab1 - Sensor 2014/9/23/ 13 1.
Micro processor and Micro Controllers
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Autonomous and Intelligent Healthcare System (SYSIASS) Activity 2 Progress June 2011 Part-financed by the European Regional Development Fund.
NIOS II Ethernet Communication Final Presentation
ARM 7 & ARM 9 MICROCONTROLLERS AT91 1 Development Tools & Partners.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 3 General-Purpose Processors: Software.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Introducing Moon the Next Generation Java TM Processor Core VULCAN MACHINES’ MOON PROCESSOR CORE.
UNIT I. EMBEDDED SYSTEM It is an electrical/electro-mechanical system designed to perform a specific function. It is a combination of hardware and software.
Head movements based control of an intelligent wheelchair in an indoor environment E.J. Rechy-Ramirez and H. Hu University of Essex 24 April 2012 Colchester,
Implementation of Embedded OS Lab4 Cortex-M3 Programming.
Sun Small Programmable Object Technology (Sun SPOT)‏
Lecture 7: Overview Microprocessors / microcontrollers.
ChibiOS/RT Demo A free embedded RTOS
Performed By: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin Bi-Semesterial. Winter 2012/2013 3/12/2012.
Teaching Digital Logic courses with Altera Technology
Embedded Systems Design with Qsys and Altera Monitor Program
Pushpin Computing System Overview Joshua Lifton et. al Ubicomp class reading Presented by BURT.
Programming and Debugging with the Dragon and JTAG Many thanks to Dr. James Hawthorne for evaluating the Dragon system and providing the core content for.
Hands On SoC FPGA Design
Computer System Laboratory
Implementation of Embedded OS
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Hardware Support for Embedded Operating System Security
A more in depth look (XUF TQ128)
Detailed Analysis of MiBench benchmark suite
Reverse engineering through full system simulations
Presentation transcript:

ICMetrics Experimental Platform Jenya Kovalchuk University of Essex 27 January 2012 Ecole Centrale of Lille 1 Part-financed by the European Regional Development Fund

Part-financed by the European Regional Development Fund Plan of the presentation I. Outline of the task within the context of the project II. Main results III. Future challenges and the work to be done 2

Part-financed by the European Regional Development Fund ICmetrics Integrated Circuit metrics: generating encryption keys directly from the characteristics of electronic systems’ behaviour ( circuits, sensors, HCI, communication peripherals, etc) 3

Part-financed by the European Regional Development Fund Related Tasks 1.Building experimental platform for feature collection and analysis 2.Identification of candidate features 3.Feature collection 4.Feature analysis 5.Encryption key generation 6.Evaluation and calibration 4

Part-financed by the European Regional Development Fund Experimental Platform (intro) Full system simulation tools: Gems, OVPSim, Simics Programming FPGAs: Xilinx, Altera, Atmel Licensing Flexibility for developing simulation targets (programming languages, libraries, IP cores (pre-designed modules) etc) Tracing abilities Incorporating benchmark algorithms Designing a custom board: to allow for flexibility and to meet the project requirements 5

Part-financed by the European Regional Development Fund Experimental Platform (summary) Hardware: ARM main board Debugging: Open On-Chip Debugger (OOCD) Programming and logging: Eclipse (C) Analysis: support programs (Java), Matlab (C) 6

Part-financed by the European Regional Development Fund Experimental Platform (board) 7 Atmel AT91SAM7S256 microcontroller 256Kbytes flash memory 64Kbytes SRAM memory eight push button switches eight tri-colour LEDs 160x128 OLED colour display USB port JTAG programming port two expansion ports (daughter boards)

Part-financed by the European Regional Development Fund Experimental Platform (JTAG port) 8 direct access and control to various processor features (e.g., memory and internal registers) external control of the processor: loading, executing and debugging programs on the processor

Part-financed by the European Regional Development Fund Experimental Platform (software) 9

Part-financed by the European Regional Development Fund Running Simulations Code simulating users’ behaviour and profiles Testing on a set of recognised benchmark algorithms Running a set of simulations for each user profile Collecting and pre-processing features 10

Part-financed by the European Regional Development Fund Embedded Benchmark Suite MiBech: free, commercially representative, source in C Automotive & Industrial Control – basicmath, bitcount Consumer devices – lame (MP3 encoder) Telecommunication – FFT (digital signal processing), ADPCM (Adaptive Differential Pulse Code Modulation, 16-bit into 4-bit) Security – SHA (secure hash algorithm) for secure exchange In the future – any code used for operating the wheelchairs 11

Part-financed by the European Regional Development Fund Future Work 1.Further investigation into the suitable feature set 2.Algorithms for processing collected features 3.Re-designing the platform to meet the wheelchair’s specification and its functionality 4.Testing feature processing algorithm employing programs for operating the wheelchairs 12

Part-financed by the European Regional Development Fund Paper Published Y. Kovalchuk, G. Howells, and K.D. McDonald-Maier “Overview of ICmetrics Technology – Security Infrastructure for Autonomous and Intelligent Healthcare System” International Journal of u- and e- Service, Science and Technology, 4 (3) (2011),