DM0 Timing on the TRF79x0A + MSP430

Slides:



Advertisements
Similar presentations
Lab 11 : Memory System Fundamentals :
Advertisements

Erick Macias & Josh Wyatt 02/19/2013
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
The 8085 Microprocessor Architecture
COE 342: Data & Computer Communications (T042) Dr. Marwan Abu-Amara Chapter 6: Digital Data Communications Techniques.
CS150 Project Checkpoint 1. Controller Interface Dreamkatz Controller Interface 1. The N64 Controller 2. Physical interface 3. Communication protocol.
Serial Peripheral Interface (SPI)
Read Chapter 3 (David E. Simon, An Embedded Software Primer)
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
PicoPass 32K(S) Card Operations with the TRF79xxA Texas Instruments S2 MCU NFC/RFID Apps/Systems Team Training Module #6 09/14/2014.
2 Way FM Car Starter Dan Owens April 12, 2005 Instructor: Dr. Pao-Lo Liu Department of Electrical Engineering University at Buffalo Course Requirement.
WIRELESS MODEM for 950 MHz DIGITAL COMMUNICATION Nerdev Sharma
Using TRF7970A USB EVM with GUI for NFC Demonstration Operations
SD/MICRO-SD CARD INTERFACING. MEMORY ORGANIZATION IN SD CARDS Like any other memory, they too have their unique address. The memory is divided into.
Computer Organization and Architecture
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Control pins and Writing Microcode. Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was.
4.0 rtos implementation part II
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Matthew Dahms – EE Justine.
The 8253 Programmable Interval Timer
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Line Coding, Modem, RS232 interfacing sequences.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
ECS 152A 4. Communications Techniques. Asynchronous and Synchronous Transmission Timing problems require a mechanism to synchronize the transmitter and.
Week #6: Discussion results NFC technology and its components Group #33 Group member: Tianhao Han Ximeng Sun(Susie) Xing Cao(Star) Zhuoran Yang.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Modulation and Data Transfer February 21, References gy-Article.asp?ArtNum=2
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
PPT_HF_AFI ©Contrinex JDC PPT_HF_ISO15693 ISO/IEC standard J.-D. Chatelain.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Electronic Analog Computer Dr. Amin Danial Asham by.
NFC Forum Type 2 Tag Platform Operations with the TRF7970A TI NFC/RFID Applications Team.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
1 MPC 555: Queued Serial Module. 2 MPC 555 QSM QSPI: Queued Serial Peripheral Interface: full duplex serial, synchronous interface. 160B of queue RAM.
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1 Texas Instruments Embedded RF 12/15/2011.
ISO15693 Analysis Erick Macias TI Confidential - Internal Only.
1JDW 10/2008 Texas Instruments proprietary information RSSI TRF7960EVM DIRECTIONS.
TRF79xx/MSP430/Stellaris Mifare Direct Mode 0 Training Texas Instruments NFC/RFID Apps Team 12/2011 (updated 12/2012) (added slides 13, 21-24)
Block diagram of a computer system Basic components of a computer system using block diagrams: Cpu Memory Input and output unit Evolution of microprocessor.
SA developed mini-PCIe IO card By Peet Smit. RS282 x8 USB x4 WLAN Video Capture LVDS Display SATA x4 mSATA-half LAN x2 3G & SIMM Digital IO.
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
8251 USART.
Low Power Sensor Node Design with MSP430 + CC2520 YoonMo Yeon
SUBMITTED BY EDGEFX TEAM PORTABLE CODED WIRELESS MESSAGE COMMUNICATION BETWEEN TWO PARTIES SECRETLY WITH LCD DISPLAY.
PicoPass 32K(S) Card Operations with the TRF79xxA Texas Instruments S2 MCU NFC/RFID Apps/Systems Team Training Module #6 09/14/2014.
Application Case Study Christmas Lights Controller
The 8085 Microprocessor Architecture
Tutorial Introduction
EE 107 Fall 2017 Lecture 5 Serial Buses – UART & SPI
SUBMITTED BY EDGEFX TEAM
The 8085 Microprocessor Architecture
Programmable Interval Timer
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
RX 8-Bit Timer (TMR) 4/20/2011 Rev. 1.00
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
Interfacing Memory Interfacing.
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1
EET 2261 Unit 8 Seven-Segment Displays
HD44780 LCD programming From the Hardware Side
The 8085 Microprocessor Architecture
Manual Robotics ..
Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.
Using TRF7970A in SPI w/o SS mode, then in Direct Mode 1
Presentation transcript:

DM0 Timing on the TRF79x0A + MSP430 S2 MCU NFC/RFID Applications Team

ISO14443A Standard Important Timings 128/fc = 9.435uSec = tb (106kbps data rate) 64/fc = 4.719uSec = tx time 32/fc = 2.359uSec = t1 time

Technical Information The following several slides go into the details of using the TRF79xx devices first in Direct Mode 2 to read the card and select it, then in Direct Mode 0 Timing during Mifare Card specific operations. Note: subsequent slides do not show all register configurations, but this has been done beforehand, per the TRF79xxA datasheets.

Reading and Selecting the Mifare Card in Direct Mode 2 (cont Reading and Selecting the Mifare Card in Direct Mode 2 (cont., TRF7970A DM0 specific) We receive the UID CLn, and then transmit the SELECT Command. We receive the SAK, and then the TRF7970A is placed into Direct Mode 0. NOTE : see extra 8 clocks after sending 0x61 to Chip Status Control Register (Direct Mode 0) setting

Using the TRF79xx in Direct Mode 0 for Authentication At this point, the MOD pin is being driven by the MCU, which in turn is driving the TRF79xx transmitter, in accordance with the ISO14443A air interface specifications. For example, below is a logic analyzer capture showing the TRF79xx being put into Direct Mode 0, and also shown below is exact same thing, but on oscilloscope, so that the RF output can be correlated to how MOD pin is being driven. (next slide shows full size of the RF screen shot)

ISO14443A SOF (in Direct Mode 0) Per the ISO14443A Standard, this is sequence Z, which is used for the PCD to PICC Start of Communication (SOF)

Using the TRF79xx in Direct Mode 0 for Authentication Here is another example, captured with TRF7970A this time, showing SOF after going into DM0. Note extra clock cycle after register 0x00 is written with 0x61. Cursors are on MOD (ignore MISO line here) starting with the ISO14443A SOF (Sequence Z) - as when MOD is high, TX is off This is followed by bit stream starting with: XXXXYXYX…(11110101)…0xF5…and goes on. F 5 etc… 1 1 1 1 1 1 Z X X X X Y X Y X X Y X

First TRF79xx TX Sequence Out in DM0 for Mifare Authentication

First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (Analog Capture)

PICC is communicating back @ 106kbps (fc/128), so: First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital capture of previous slide) PICC is communicating back @ 106kbps (fc/128), so: The following sequences are defined: Sequence D: the carrier shall be modulated with the subcarrier for the first half (50 %) of the bit duration, Sequence E: the carrier shall be modulated with the subcarrier for the second half (50 %) of the bit duration, Sequence F: the carrier is not modulated with the subcarrier for one bit duration. Bit coding shall be Manchester with the following definitions: logic "1": Sequence D logic "0": Sequence E Start of Communication: Sequence D End of Communication: Sequence F No Information: No Subcarrier. T1:T2 cursors are ISO14443A PICC to PCD SOF (Sequence D)

First TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital capture of previous slide) Data is encrypted:

Second TRF79xx TX Sequence Out in DM0 for Mifare Authentication (analog) This is encrypted TX out.

Second TRF79xx RX Sequence on I/O_6 in DM0 for Mifare Authentication (cont., digital dapture of previous slide) This is encrypted RX in

Logic Shots of Encrypted Read Command Here we have the Encrypted Read TX out and Encrypted RX in for one Block. This is done by TX out in DM0, modulating the carrier and RX in using DM0, recovering the demodulated and digitized subcarrier.

Logic Shots of Encrypted Read Response We have seen the TX out – here is the RX in response, zoomed – this is from reading a block of data. The encrypted bit stream response coming in from I/O_6 (normally MISO line during SPI operations) follows the ISO14443A standard. As the bits come in, they are timed (in 9.44uSec increments) and decoded, as Sequences D, E or F, then decrypted, all by the MCU. At the start we are measuring a Sequence D (logic 1) – but in this case it is also the tag response SOF. D D E D D E D E D E E E D E E D E D D D D SOF 1 1 1 1 1 1 1 1 1 1 1 B 5 8 9 7

Backup

EVM Screen Captures tb = 9.44uSec tx = 4.72uSec t1 = 2.48uSec These captures illustrate sequence X, as taken from the TRF7960EVM tb = 9.44uSec tx = 4.72uSec t1 = 2.48uSec

EVM Screen Captures Sequence Y = Carrier for 9.44uSec These captures illustrate Sequences Y and Z, as taken from the TRF7960EVM Sequence Y = Carrier for 9.44uSec Sequence Z = Pause for 2uSec-3uSec, Carrier for Remainder of 9.44uSec

EVM Screen Capture Decoded 1 or X 1 or X 0 or Y 0 or Z 0 or Z 1 or X 0 or Y 0 or Z 1 or X