Part II: Addressing Modes

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

INSTRUCTION SET ARCHITECTURES
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
There are two types of addressing schemes:
ARITHMETIC LOGIC SHIFT UNIT
SUPPLEMENTARY CHAPTER 2 Instruction Addressing Modes
ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson slides3.ppt Modification date: March 16, Addressing Modes The methods used in machine instructions.
Memory Locatıons and Addresses (Week 3)
Computer Organization and Architecture
Chapter 11 Instruction Sets
1 Registers and MAL - Part I. Motivation So far there are some details that we have ignored instructions can have different formats most computers have.
Chapter 6: Machine dependent Assembler Features
Execution of an instruction
Memory - Registers Instruction Sets
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
Topics covered: ARM Instruction Set Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Henry Hexmoor1 Chapter 10- Control units We introduced the basic structure of a control unit, and translated assembly instructions into a binary representation.
Pentium Addressing Modes
MIPS Instruction Set Advantages
Processor Organization and Architecture Module III.
Operand Addressing and Instruction Representation
Lecture 18 Last Lecture Today’s Topic Instruction formats
Instruction Set Design by Kip R. Irvine (c) Kip Irvine, All rights reserved. You may modify and copy this slide show for your personal use,
Machine Instruction Characteristics
Instruction Set Architecture
Computer Architecture and the Fetch-Execute Cycle
Memory and Addressing How and Where Information is Stored.
Chapter 5 A Closer Look at Instruction Set Architectures.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Execution of an instruction
Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,
COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.
Addressing Modes1 Addressing modes are concerned with how the CPU accesses the operands used by its instructions.
In1210/01-PDS 1 TU-Delft Instructions and addressing.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
Addressing Modes and Formats
Arrays in MIPS Assembly Computer Organization and Assembly Language: Module 6.
Computer Organization Instructions Language of The Computer (MIPS) 2.
BASIC COMPUTER ARCHITECTURE HOW COMPUTER SYSTEMS WORK.
1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually.
F453 Module 8: Low Level Languages 8.1: Use of Computer Architecture.
Computer Architecture
Instruction Set Architectures Continued. Expanding Opcodes & Instructions.
1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.
Machine dependent Assembler Features
Immediate Addressing Mode
Part of the Assembler Language Programmers Toolbox
A Closer Look at Instruction Set Architectures
Microcomputer Programming
A Closer Look at Instruction Set Architectures: Expanding Opcodes
Computer Organization and Assembly Language (COAL)
Processor Organization and Architecture
EECE-276 Fall 2003 Microprocessors & Microcontrollers II
The Processor and Machine Language
CS170 Computer Organization and Architecture I
Chapter 8 Central Processing Unit
Computer Architecture and the Fetch-Execute Cycle
Introduction to Micro Controllers & Embedded System Design
Classification of instructions
Under Address Modes Source: under
Basic components Instruction processing
Presentation transcript:

Part II: Addressing Modes Chapter 10 Part II: Addressing Modes

LMC Addressing Mode uses direct, absolute addressing direct address: the address of the data being referenced can be reached directly from the address contained in the instruction word absolute address: the address given in the instruction is the actual memory location where the data is stored too limited for real computer systems to use only this method

Why alternative modes? Allow a much larger range of addressable memory locations while using reasonable number of bits in the instruction word Facilitate implementation of certain frequently occurring program statements - such as loops Facilitate use of registers and moving data between registers

Register Addressing Both operands are registers Significantly speeds up the execution Reduces memory accesses RISC machines provide instruction sets that consist almost entirely of registers

Base Register Addressing use a register to hold the initial address include the offset and the R# in the instruction address from register and offset are added to get final address

Base Register Example

IBM S/390 Load Instruction Data value is loaded into destination register. Data address is found via indexed base addressing.

Advantages Provides larger address space - usually up to several GBs Supports relocatability of program from one memory block to another Some systems have special base register - others permit use of general purpose registers

Relative Addressing - generate an address relative to the location of the current instruction- similar to base addressing but uses Program Counter instead of base register. Useful for branching to n locations before or after an instruction => complement arithmetic Relative Addressing The desired address consists of the value in the address field added to the value in the program counter Instruction Program Counter (PC) OPCODE OPERANDS 1326 42 1326 + 42 1368 Actual (absolute) address in memory

Immediate Addressing Data operand is stored within the instruction itself Useful for constants No memory access is required

LMC Immediate Addressing

INDIRECT ADDRESSING separates the location of the data from the instruction itself OPCODE OPERANDS 47 48 49 50 51 52 53 52 74 72 73 74 75 DATA

Indirect Addressing Indirect addressing is useful if one needs to reference a location outside the range of absolute address values More commonly, register indirect addressing is provided

Register Indirect Addressing

Advantages Very efficient access to memory Utilized in most processors Usually auto-incrementing or decrementing of register is supported

Indexed Addressing Similar to base register addressing Index register is used as a offset for handling subscripting of arrays

Indexed Addressing

Indexed Addressing w/Base Register