A Selection of Common Mode Requirements in Industry Specifications Background for New IBIS Measurements Michael Mirmak January 22, 2008.

Slides:

Advertisements

Similar presentations

Hardware Side of JT65-HF.

Advertisements

Slide 2 HomeWork I3I3 Q. Find I 1, I 2, I 3 and the voltage on the 4 ohms?

Understanding Electrical TransmissionDemonstration B2 A Guide to the National Grid Transmission Model Demonstration B2 Generating electricity.

Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.

Time Varying Signals.

Introduction What is an oscilloscope?.

XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!

The Wireless Router D-Link DIR-601. Components Capacitors Ethernet Connections 5V DC Power LED Internet LED Wireless LED Ethernet LED’s Antenna wire Isolation.

 Model: ASUS SABERTOOTH Z77 Intel Series 7 Motherboard – ATX, Socket H2 (LGA115), Intel Z77 Express, 1866MHz DDR3, SATA III (6Gb/s), RAID, 8-CH Audio,

Computer Design Weber.

October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.

AC Circuits (Chapt 33) circuits in which the currents vary in time

May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.

January 9, 2008BAE In-Vehicle Networking Lecture 2 CAN Physical Layers ISO 11898, ISO Part 2, J ,12,13 Physical Layers BAE

Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.

May 8, USB 2.0 Electrical Overview Jon Lueker Intel Corporation.

Telefunken LVDS/M-LVDS as an alternative to RS-485/422.

FSS Review 18th August Opto-isolator:Opto-isolator: Top 4 frequency bits set by DIP switchTop 4 frequency bits set by DIP switch FPGA controls bits.

H IGH S PEED, HIGH COMMON MODE IMMUNITY COMMUNICATION INTERFACE Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.

Lecture #35 Page 1 ECE 4110– Sequential Logic Design Lecture #35 Agenda 1.Clocking Techniques Announcements Next: 1.HW #15 due. 2.Final review.

Electronics Principles & Applications Fifth Edition Chapter 9 Operational Amplifiers ©1999 Glencoe/McGraw-Hill Charles A. Schuler.

St Columba’s High School Electricity and Electronics Op-amps.

Analog Discovery Arbitrary Function Generator for Windows 7 by Mr

Signality System Engineering Co., LTD. Signality System Engineering Co., LTD. 訊利電業股份有限公司 SanCode 100/256 Test System High Speed System Interface TX / RX.

Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.

Supervisor: Mr. Shahar Porat Written by: Oren Hemo Hadar Zrihan High Speed Digital System Lab Spring semester 2014 Final Presentation.

©2008 Avanex, Inc. All rights reserved.1 WISDOM bi-quaterly meeting Cork, Ireland Intelligent Photonic Solutions ™ F.Doukhan F.Dinallo M.Omar January 15th,

1 Chap. 3 Interface. 2 Interface  Physical connection between node and transceiver  Network interface card (NIC)  Physical connection between transceivers.

Codan 5700 Series C-Band Transceiver Technical Overview.

1 Strategies for Coping with Non-linear and Non-time Invariant Behavior for High Speed Serial Buffer Modeling Richard Mellitz Results from DesignCon2008.

Second part is the oscillator itself. Hardware circuit that converts a DC signal to an AC signal. Frequency of the oscillator.

Experiment 17 Two Differentiators Circuit. Analog Computing Analog computers – First were mechanical systems. Electrical analog computers were developed.

Getting Started With the Arduino Uno

Soil moisture sensor sm-300. Contents Introduction Features SM300 working procedure Installation Calibration Specification.

© J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 IEEE Standard : Boundary-Scan Testing of Advanced Digital Networks J. M. Martins Ferreira.

Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Clause 5 Considerations.

SCROD CAL buffer test results The buffer was fed with sinewave in range 150 – 750 MHz, and first the input and then the output were measured on scope for.

Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.

Proposed 6G SAS Phy Specs for EMI Reduction Mike Jenkins LSI Logic T10/07-007r2.

Fujitsu Computer Systems Confidential Serial ATA.

PROJECT ON FAULT ANALYSIS AND DETECTION GUIDED BY:: SUBMITTED BY:- MS. SHUBRA GOEL.

Abbott Technologies Presents DC To AC Inverters. DC To AC Power Inverters change direct current (DC) to Alternating current (AC).

Wireless Home Control Team # 2

CAUI-4 Chip – Module Draft Baseline

Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.

Calorimeter Mu2e Development electronics Front-end Review

음향 시스템 사양서 POWER SUPLY WITH 3.5 PHOENIX CONNECTOR AMX: PSN6.5

on behalf of the AGH and UJ PANDA groups

Quiz: Driving a SAR ADC with a Fully Differential Amplifier TIPL 4103 TI Precision Labs – ADCs Created by Art Kay.

Applications of Trigonometric Functions

Introduction What is an oscilloscope?.

Intel Desktop Board D945GTP

Chapter E –Transistors and H-Bridges

Power Block Implementation

Multi-Function Connector Proposal (11-118r0)

What’s in the Box?.

Asynchronous Serial Communications

Proposed 6G SAS Phy Specs for EMI Reduction

POE Anviz Online Training Lesson 2

Sinusoidal response of circuits

An AC voltage source drives a sinusoidal current through two resistors. The amplitude of the sinusoidal voltage across the top resistor is 4 V. The amplitude.

Servo Driver Control Vers. 2.0

Dr. Unnikrishnan P.C. Professor, EEE

Cfe Higher Physics Unit 3.1 Alternating Current and Voltage.

LVDT You’re expected to learn

A. Wave speed B. Waveform C. Wavelength D. Wave spread

RS-422 Interface.

DC-20KHz Driver for NanoSpeedTM VOA (patents pending)

Advanced Computer Architecture Lecture 7

Sinusoidal response of circuits

Presentation transcript:

A Selection of Common Mode Requirements in Industry Specifications Background for New IBIS Measurements Michael Mirmak January 22, 2008

* Other brands and names may be claimed as the property of others USB 2.0 TX, Full/low speed signaling: the crossover voltage (Vcrs) must be between 1.3 and 2.0 V RX, High speed: (guideline) reliably receive signals with CM voltage (Vhscm) between -50 mV and 500 mV (nominal at 200 mV) RX: Differential Common Mode Range (Vcm) must be between V (includes Vdi range)

* Other brands and names may be claimed as the property of others Serial ATA SATA 2.0 Vcm, AC Requirements TX: 50 mVpp RX: mVpp SATA 1.0 Vcm AC Requirements TX, RX: V on each signal, all conditions RX: 100 mV max Sinusoidal amplitude, at connector; Frequency between 2 and 200 MHz; Common mode transients to settle within 10% of DC value within 10 ns SATA 1.0 Vcm DC Requirements RX: mV (at receiver connector)

* Other brands and names may be claimed as the property of others PCI Express* Electrical Idle: the state of the output driver in which both lines, D+ and D-, are driven to the DC common mode voltage VTX-CM-AC-PP TX AC common mode voltage: 100 mVPP (5.0 Gt/s) VTX-CM-AC-peak TX AC common mode voltage: 20 mV (2.5 Gt/s) VTX-AC-CM-PP and VTX-AC-CM-peak are measured over at least 10 6 UI. VTX-DC-CM TX DC common mode voltage: V for 2.5 and 5.0 Gt/s Measured at the TX pins under any conditions.