Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)

Slides:

Advertisements

Similar presentations

BTeV Trigger BEAUTY th International Conference on B-Physics at Hadron Machines Oct , 2003, Carnegie Mellon University Michael Wang, Fermilab.

Advertisements

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.

Some Thoughts on L1 Pixel Trigger Wu, Jinyuan Fermilab April 2006.

O. Buchmueller, Imperial College, W. Smith, U. Wisconsin, UPO Meeting, July 6, 2012 Trigger Performance and Strategy Working Group Trigger Performance.

LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.

BTeV was terminated in February of BTeV Trigger.

CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.

S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.

BTeV Trigger Erik Gottschalk, Fermilab (for the BTeV Trigger Group)

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

BTeV Trigger Architecture Vertex 2002, Nov. 4-8 Michael Wang, Fermilab (for the BTeV collaboration)

GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct

K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.

Without hash sorting, all O(n 2 ) combinations must be checked. Hash Sorter - Firmware Implementation and an Application for the Fermilab BTeV Level 1.

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,

Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

Readout & Controls Update DAQ: Baseline Architecture DCS: Architecture (first round) August 23, 2001 Klaus Honscheid, OSU.

Proposal by the Numbers 3 Trigger layers (plus 2 “short” layers) provide full coverage to eta=??? in 15 degree sectors Hits collected in real time, sent.

TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

Coupling Neutron Detector array (NEDA) with AGATA The AGATA Front-End processing Electronics & DAQ The AGATA Trigger and Synchronization (GTS) Coupling.

Understanding Data Acquisition System for N- XYTER.

Institute for Nuclear Physics, University of Frankfurt 1 A concept for the MVD-DAQ C.Schrader, S. Amar-Youcef, N. Bialas, M. Deveaux, I.Fröhlich, J. Michel,

1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),

Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.

DSP + FPGA Supervisory Communications Infrastructure (more or less) 10 Aug 2001 M. Haney, University of Illinois and others to be held blameless.

Commissioning Experience and Status Burkard Reisert (FNAL) L2 installation readiness review:

April CMS Trigger Upgrade Workshop - Paris1 Christian Bohm, Stockholm University for the L1 calorimeter collaboration The ATLAS Trigger Upgrade.

Michal Szelezniak – LBL-IPHC meeting – May 2007 Prototype HFT readout system Telescope prototype based on three Mimostar2 chips.

Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.

1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.

CKM Data Source System CKM Electronics Group July 2003.

KIP Ivan Kisel JINR-GSI meeting Nov 2003 High-Rate Level-1 Trigger Design Proposal for the CBM Experiment Ivan Kisel for Kirchhoff Institute of.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

VLVnT09A. Belias1 The on-shore DAQ system for a deep-sea neutrino telescope A.Belias NOA-NESTOR.

COMADC Board and Etc. Jinyuan Wu For CKM Collaboration.

December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.

1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.

Methods for fast reconstruction of events Ivan Kisel Kirchhoff-Institut für Physik, Uni-Heidelberg FutureDAQ Workshop, München March 25-26, 2004 KIP.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

Electronics Review, May 2001Darin Acosta1 OPTICAL SP 1 Muon Sorter 3  / port card 3  / sector ME1 ME2-ME3 ME4 SR DT TF SP From CSC Port Cards MS MB1.

The SLHC CMS L1 Pixel Trigger & Detector Layout Wu, Jinyuan Fermilab April 2006.

.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.

Tracking at the Fermilab Test Beam Facility Matthew Jones, Lorenzo Uplegger April 29 th Infieri Workshop.

PHENIX DAQ RATES. RHIC Data Rates at Design Luminosity PHENIX Max = 25 kHz Every FEM must send in 40 us. Since we multiplex 2, that limit is 12 kHz and.

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

Proposal for a “Switchless” Level-1 Trigger Architecture Jinyuan Wu, Mike Wang June 2004.

10 th Workshop on Electronics for LHC & Future Experiments, Sept 13-17, BTeV Trigger and Data Acquisition Electronics Joel Butler Talk on Behalf.

ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;

DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford

Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.

Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.

The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,

Future Hardware Development for discussion with JLU Giessen

TELL1 A common data acquisition board for LHCb

ATLAS L1Calo Phase2 Upgrade

Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan

VELO readout On detector electronics Off detector electronics to DAQ

Example of DAQ Trigger issues for the SoLID experiment

SVT detector electronics

SVT detector electronics

The LHCb Front-end Electronics System Status and Future Development

TELL1 A common data acquisition board for LHCb

Fiber Optic Transciever Buffer

Presentation transcript:

Switching for BTeV Level 1 Trigger Jinyuan Wu (For the BTeV Collaboration)

Jinyuan Wu BTeV trigger Level 1 vertex trigger architecture FPGA segment finders Merge Trigger decision to Global Level 1 Switch: sort by crossing number track/vertex farm (~2500 processors) 30 station pixel detector

Jinyuan Wu BTeV trigger DAQ From M. Bowden’s Talk

Jinyuan Wu BTeV trigger BTeV Trigger (From M. Wang’s Talk)

Jinyuan Wu BTeV trigger Data From Pixel, Organized in Highways This is DCB. The PDCB and DCB look similar. There are 10 sub-racks for pixel system. There are 8 cables per sub-rack. Each cable has 12 fibers. 80 cables, 960 fibers 10 cables/hwy Each card sees ¼ station, 12 cards/sub-rack. Each cable goes to one highway.

Jinyuan Wu BTeV trigger Pre-Processor 1 2 F F F F F F F F F F 0 Optical Receivers to Segment Finder Optical Receivers, 10 cards/hwyPre-processors, 32 cards/hwy Segment Finder Segment Finders, 32 cards/hwy TO Farmlet Pre-Processor Segment Finder TO L1 Buffer: From PDCB

Jinyuan Wu BTeV trigger Optical Receiver 0,10,20… 1,11,21… 2,12,22… F,1F,2F… IN: 12 fibers 1 cable/card OUT: 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair 1 2 F 0 Rate/cable: 2.5 Gb/s x 12/16 = 2.5 Gb/s x 3/4 LVDS 4 pairs/cable <470 Mb/s per pair Rate/fiber: 2.5 Gb/s Optical Receivers, 10 cards/hwy, 80 cards total

Jinyuan Wu BTeV trigger Pre-processor Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Pre-processors, 32 cards/hwy, 256 cards total Pre-Processor IN from Optical Receivers 5 cables/card OUT to Segment Finders: 4 cables/card OUT to L1 Buffers: 4 cables/card Rate/cable: 2.5 Gb/s x 12/16 = 2.5 Gb/s x 3/4 LVDS 4 pairs/cable <470 Mb/s per pair Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair

Jinyuan Wu BTeV trigger Segment Finder Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Segment Finders, 32 cards/hwy, 256 cards total IN from Segment Finders: 4 cables/card OUT to DSP Farmlets: 4 cables/card Rate/cable: 2.5 Gb/s x 12/16 x 5/4 = 2.5 Gb/s x 15/16 LVDS 4 pairs/cable <<585 Mb/s per pair Segment Finder

Jinyuan Wu BTeV trigger Pre-Processor 1 2 F F F F F F F F F F 0 Optical Receivers to Segment Finder IN: 120 fibers 10 cables/hwy OR_PP: 160 cables Optical Receivers, 10 cards/hwyPre-processors, 32 cards/hwy Ch: (1/120) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Segment Finder Segment Finders, 32 cards/hwy Ch: (1/2) BCO: (1/8 x 1/16 x 5/4) Ch: (all) BCO: (1/8 x 1/16 x 5/4 x 2/4) TO Farmlet 128 cables PP_SF: 128 cables Pre-Processor Segment Finder TO L1 Buffer: 128 cables

Jinyuan Wu BTeV trigger Short Compares TDRNew L1 Switching Function To Farmlet: Yes To L1 Buffer: No To Farmlet: Yes To L1 Buffer: Yes L1 Trigger Switch Hardware Yes ($800K)No ($0) Bandwidth from Preprocessor to Segment Finder 2.8 x Input bandwidth 1 x Input bandwidth Number of cards/hwy OR: 10 PP: 120 (60, 30?) SF: 56 (28?) OR: 10 PP: 32 SF: 32 (64?) Optical ReceiverSimple, FPGA not even needed Need FPGA LatencyMinimumLonger, Need Study

Jinyuan Wu BTeV trigger To Do and Questions Optical receiver. Latency budget. Last stations. Reduce switching in DAQ stages? Further absorb segment finder into preprocessor?

Jinyuan Wu BTeV trigger End

Jinyuan Wu BTeV trigger Pixel data readout Counting RoomCollision Hall Pixel processor Pixel processor Pixel processor FPGA segment finder to neighboring FPGA segment finder to neighboring FPGA segment finder Pixel stations Optical links Pixel processor time-stamp expansion time ordering clustering algorithm xy table lookup FPIX2 Read-out chip DCB Data combiners Row (7bits)Column (5bits)BCO (8bits)ADC (3bits) sync (1bit) Chip ID (13bits)

Jinyuan Wu BTeV trigger Optical Receiver Optical Receivers, 80 cards full system 12 fibers in 1 cable/card 8 highways/card 16 cables/card 0,8,16,24,32,40,48,56, 64,72,80,88,96,104,112,120 1,9,17,25,33,41,49,57, 65,73,81,89,97,105,113,121 2,10,18,26,34,42,50,58,…3,11,19,27,35,43,51,59,…4,12,20,28,36,44,52,60,…5,13,21,29,37,45,53,61,…6,14,22,30,38,46,54,62,…7,15,23,31,39,47,55,63,… 0,64,… 8,72,… 16,80,… 24,88,… 32,96,… 40,104,… 48,112,… 56,120,… LVDS 4 pairs/cable LVDS 8 pairs/card/hwy <470 Mb/s per pair

Jinyuan Wu BTeV trigger The 4x4 Cable Bundle

Jinyuan Wu BTeV trigger Switching in the Processing Stages Optical Receivers, 80 cards full system 12 fibers in 1 cable/card 8 highways/card 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 640 pairs/hwy 80 cables 960 fibers 5 cables 20 pairs/card To L1 Buffer To Segment Finder Cable bundle 4 x 4 Ch: (1/80) BCO: (all) Ch: (1/80) BCO: (1/8 x 1/2) Ch: (1/4) BCO: (1/8 x ½ x ¼ ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) To DSP Farmlet

Jinyuan Wu BTeV trigger L2/L3 PC To L1 Buffer, Etc. Pre-processors, 32 cards/hwy 5 cables 20 pairs/card To L1 Buffer To Segment Finder Cable bundle 4 x 4 Ch: (1/4) BCO: (1/8 x ½ x ¼ ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) To DSP Farmlet 4 cables/card Ch: (all) BCO: (1/8 x ½ x ¼ x 1/5) L1 Buffer SF

Jinyuan Wu BTeV trigger In One Highway: Optical Receivers, 10 cards/hwy 12 fibers in 1 cable/card 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 10 cables/hwy 120 fibers/hwy 5 cables To L1 Buffer To Segment Finder Ch: (1/10) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Ch: (1/2) BCO: (1/8 x 1/16 ) Segment Finders, 40 cards/hwy 4 cables/card Ch: (all) BCO: (1/8 x 1/16 x 2/5) To DSP nodes

Jinyuan Wu BTeV trigger In One Highway: Optical Receivers, 10 cards/hwy IN: 12 fibers 1 cable/card OUT: 16 cables/card LVDS 4 pairs/cable <470 Mb/s per pair Pre-processors, 32 cards/hwy 160 cables/hwy 10 cables/hwy 120 fibers/hwy IN: 5 cables OUT: 8 cables To L1 Buffer To Segment Finder Ch: (1/10) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Ch: (1/2) BCO: (1/8 x 1/16 ) Segment Finders, 64 cards/hwy IN: 4 cables Ch: (all) BCO: (1/8 x 1/16 x 4/8) To DSP nodes

Jinyuan Wu BTeV trigger 1 2 F F F F F F F F F F 0 Optical Receivers to Segment Finder IN: 120 fibers 10 cables/hwy OR_PP: 160 cables Optical Receivers, 10 cards/hwy Pre-Processor Pre-processors, 32 cards/hwy Ch: (1/120) BCO: (1/8) Ch: (1/10) BCO: (1/8 x 1/16) Pre-Processor Segment Finder Segment Finder Segment Finder Segment Finders, 64 cards/hwy Ch: (1/2) BCO: (1/8 x 1/16 x 1/8) Ch: (all) BCO: (1/8 x 1/16 x 1/8 x 2/4) TO Farmlet 256 cables PP_SF: 256 cables

Jinyuan Wu BTeV trigger BTeV trigger overview 800 GB/s7.6 MHz L1 rate reduction: ~100x L2/3 rate reduction: ~20x 4 KHz