Lecture 24 ANNOUNCEMENTS OUTLINE

Slides:



Advertisements
Similar presentations
EE105 Fall 2007Lecture 13, Slide 1Prof. Liu, UC Berkeley Lecture 13 OUTLINE Cascode Stage: final comments Frequency Response – General considerations –
Advertisements

Differential Amplifiers and Integrated Circuit (IC) Amplifiers
Differential Amplifiers
DIFFERENTIAL AMPLIFIERS. DIFFERENTIAL AMPLIFIER 1.VERY HIGH INPUT IMPEDENCE 2.VERY HIGH BANDWIDTH 3.DIFFERENTIAL INPUT 4.DC DIFFERENTIAL INPUT ACCEPTED.
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Cascode Stage. OUTLINE Review of BJT Amplifiers Cascode Stage Reading: Chapter 9.1.
EE105 Fall 2007Lecture 8, Slide 1Prof. Liu, UC Berkeley Lecture 8 OUTLINE BJT Amplifiers (cont’d) – Common-emitter topology – CE stage with emitter degeneration.
SINGLE-STAGE AMPLIFIERS
HW#10 will be posted tonight
Differential Amplifiers
EE105 Fall 2007Lecture 9, Slide 1Prof. Liu, UC Berkeley Lecture 9 OUTLINE BJT Amplifiers (cont’d) – Common-base topology – CB core – CB stage with source.
Fig. 7.1 Bode plot for the typical magnitude term. The curve shown applies for the case of a zero. For a pole, the high-frequency asymptote should be drawn.
Lecture 23 ANNOUNCEMENTS OUTLINE BJT Differential Amplifiers (cont’d)
Differential and Multistage Amplifiers
EE105 Fall 2007Lecture 6, Slide 1Prof. Liu, UC Berkeley Lecture 6 OUTLINE BJT (cont’d) – PNP transistor (structure, operation, models) BJT Amplifiers –
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 16 Lecture 16: Small Signal Amplifiers Prof. Niknejad.
Lecture 22 ANNOUNCEMENTS OUTLINE Differential Amplifiers
EE105 Fall 2007Lecture 5, Slide 1Prof. Liu, UC Berkeley Lecture 5 OUTLINE BJT (cont’d) – Transconductance – Small-signal model – The Early effect – BJT.
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
BJT Differential Pair Transistors Q1, Q2 are matched
Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower
Chapter 2 Small-Signal Amplifiers
EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter
Reading: Finish Chapter 6
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 19 Lecture 19: Frequency Response Prof. Niknejad.
EE105 Fall 2007Lecture 14, Slide 1Prof. Liu, UC Berkeley Lecture 14 OUTLINE Frequency Response (cont’d) – CE stage (final comments) – CB stage – Emitter.
Fig. 6.2 Different modes of operation of the differential pair: (a) The differential pair with a common-mode input signal vCM. (b) The differential.
Microelectronic circuits by Meiling CHEN 1 Lecture 13 MOSFET Differential Amplifiers.
Chapter 5 Differential and Multistage Amplifier
Lecture 25 ANNOUNCEMENTS OUTLINE
Single-Stage Integrated- Circuit Amplifiers
EE105 Fall 2007Lecture 12, Slide 1Prof. Liu, UC Berkeley Lecture 12 OUTLINE Cascode Stage (cont’d) – supplementary remarks Current Mirrors Reading: Chapter.
Lecture 7 ANNOUNCEMENTS OUTLINE BJT Amplifiers (cont’d)
Chapter 16 CMOS Amplifiers
EE105 Fall 2007Lecture 10, Slide 1Prof. Liu, UC Berkeley Lecture 10 OUTLINE BJT Amplifiers (cont’d) – CB stage with biasing – Emitter follower (Common-collector.
Figure 7.12 The basic BJT differential-pair configuration.
Differential Amplifiers: Second Stage Dr. Paul Hasler.
Building Blocks of Integrated-Circuit Amplifiers
Chapter 13 Small-Signal Modeling and Linear Amplification
Frequency Response of Amplifier
Chapter 2 Operational Amplifier Circuits
BJT Amplifiers (cont’d)
Differential Amplifiers.  What is a Differential Amplifier ? Some Definitions and Symbols  Differential-mode input voltage, v ID, is the voltage difference.
11-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Eleven Differential and Multistage Amplifiers.
CMOS DIFFERENTIAL AMPLIFIER. INTRODUCTION Bias and gain sensitive to device parameters (µC ox,V T ); sensitivity can be mitigated but often paying price.
Figure 8.1 The basic MOS differential-pair configuration.
Chapter #8: Differential and Multistage Amplifiers
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 9 Frequency Response.
HW due Friday (10/18) 6.39,6.61,6.71,6.80 October 15, 2002.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Midterm 2 performance Full points is 48. Average is
BJT Amplifier. BJT Amplifiers: Overview Voltage Amplifier In an ideal voltage amplifier, the input impedance is infinite and the output impedance is.
Microelectronic Circuit Design, 3E McGraw-Hill Chapter 15 Differential Amplifiers and Operational Amplifier Design Microelectronic Circuit Design Richard.
Chapter 15 Differential Amplifiers and Operational Amplifier Design
Figure 7.27 A simple but inefficient approach for differential to single-ended conversion. sedr42021_0727.jpg.
Oxford University Publishing Microelectronic Circuits by Adel S. Sedra and Kenneth C. Smith ( ) 8.2. Small-Signal Operation of the MOS Differential.
Solid-State Devices & Circuits 17. Differential Amplifiers
Microelectronic Circuits SJTU Yang Hua Chapter 6 Differential and Multistage Amplifiers Introduction 6.1 The BJT differntial pair 6.2 Small-signal operation.
Single-Stage Integrated- Circuit Amplifiers. IC Biasing The Basic MOSFET Current Source SATURATION.
SJTU Zhou Lingling1 Chapter 5 Differential and Multistage Amplifier.
1 Differential Amplifier Input of every operational amplifier is a differential amplifier Performance of the differential pair depends critically on the.
6/8/2016Faculty of Engineering Cairo University Chap Lecture 2 Single-Transistor Amplifiers Dr. Ahmed Nader Adapted from presentation by Richard.
ENEE 303 4th Discussion.
HW#10 will be posted tonight
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
HW#10 will be posted tonight
Lecture 25 ANNOUNCEMENTS OUTLINE
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
Lecture 24 ANNOUNCEMENTS OUTLINE
Presentation transcript:

Lecture 24 ANNOUNCEMENTS OUTLINE The last HW assignment (HW#12) will be due 12/6 Prof. Liu will be away on Tuesday 12/4 (no office hour that day) OUTLINE MOSFET Differential Amplifiers Reading: Chapter 10.3-10.6

Common-Mode (CM) Response Similarly to its BJT counterpart, a MOSFET differential pair produces zero differential output as VCM changes.

Equilibrium Overdrive Voltage The equilibrium overdrive voltage is defined as VGS-VTH when M1 and M2 each carry a current of ISS/2.

Minimum CM Output Voltage In order to maintain M1 and M2 in saturation, the common-mode output voltage cannot fall below VCM-VTH. This value usually limits voltage gain.

Differential Response

Small-Signal Response For small input voltages (+DV and -DV), the gm values are ~equal, so the increase in ID1 and decrease in ID2 are ~equal in magnitude. Thus, the voltage at node P is constant and can be considered as AC ground.

Small-Signal Differential Gain Since the output signal changes by -2gmVRD when the input signal changes by 2V, the small-signal voltage gain is –gmRD. Note that the voltage gain is the same as for a CS stage, but that the power dissipation is doubled.

Large-Signal Analysis

Maximum Differential Input Voltage There exists a finite differential input voltage that completely steers the tail current from one transistor to the other. This value is known as the maximum differential input voltage.

MOSFET vs. BJT Differential Pairs In a MOSFET differential pair, there exists a finite differential input voltage to completely switch the current from one transistor to the other, whereas in a BJT differential pair that voltage is infinite. MOSFET Differential Pair BJT Differential Pair

Effect of Doubling the Tail Current If ISS is doubled, the equilibrium overdrive voltage for each transistor increases by , thus Vin,max increases by as well. Moreover, the differential output swing will double.

Effect of Doubling W/L If W/L is doubled, the equilibrium overdrive voltage is lowered by , thus Vin,max will be lowered by as well. The differential output swing will be unchanged.

Small-Signal Analysis When the input differential signal is small compared to 4ISS/nCox(W/L), the output differential current is ~linearly proportional to it: We can use the small-signal model to prove that the change in tail node voltage (vP) is zero:

Virtual Ground and Half Circuit Since the voltage at node P does not change for small input signals, the half circuit can be used to calculate the voltage gain.

MOSFET Diff. Pair Frequency Response Since the MOSFET differential pair can be analyzed using its half-circuit, its transfer function, I/O impedances, locations of poles/zeros are the same as that of the half circuit’s.

Example

Half Circuit Example 1 Half circuit for small-signal analysis

Half Circuit Example 2 Half circuit for small-signal analysis

MOSFET Cascode Differential Pair Half circuit for small-signal analysis

MOSFET Telescopic Cascode Amplifier Half circuit for small-signal analysis

CM to DM Conversion Gain, ACM-DM If finite tail impedance and asymmetry are both present, then the differential output signal will contain a portion of the input common-mode signal.

MOS Diff. Pair with Active Load Similarly to its BJT counterpart, a MOSFET differential pair can use an active load to enhance its single-ended output.

Asymmetric Differential Pair Because of the vast difference in magnitude of the resistances seen at the drains of M1 and M2, the voltage swings at these two nodes are different and therefore node P cannot be viewed as a virtual ground…

Thevenin Equivalent of the Input Pair

Simplified Diff. Pair w/ Active Load