THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.

Slides:



Advertisements
Similar presentations
Exploring 3D Power Distribution Network Physics
Advertisements

Waves and Transmission Lines Wang C. Ng. Traveling Waves.
ENE 428 Microwave Engineering
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
Design of a Low-Noise 24 GHz Receiver Using MMICs Eric Tollefson, Rose-Hulman Institute of Technology Advisor: Dr. L. Wilson Pearson.
EKT241 – ELECTROMAGNETICS THEORY
Transmission Lines Demonstration High Frequency Electronics Course EE527 Andrew Rusek Oakland University Winter 2007 Demonstration is based on the materials.
UNIVERSITI MALAYSIA PERLIS
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
Frequency dependent Measurement and theoretical Prediction of Characteristic Parameters of Vacuum Cable Micro-Striplines - Risetime of a typical ATLAS.
Chapter 2: Static Timing Analysis
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Electromagnetics (ENGR 367)
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.
An Impulse-Response Based Methodology for Modeling Complex Interconnect Networks Zeynep Dilli, Neil Goldsman, Akın Aktürk Dept. of Electrical and Computer.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
Radio-Frequency Effects in Integrated Circuits
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.
Lecture 2 Most basic facts from Electricity needed for understanding telecommunications Local transmission lines in the telephone system Decibels Signals.
1 Basics of Microwave Measurements Steven Anlage
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -04 Transmission Lines Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois.
rectangular waveguides x z y 0 a b 0 TE or H mode.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
1 Small GEM Detectors at STAR Yi Zhou University of Science & Technology of China.
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
ENE 490 Applied Communication Systems Lecture 3 Stub matching, single- and two-port networks DATE: 27/11/06.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Cross-talk in strip RPCs D. Gonzalez-Diaz, A. Berezutskiy and M. Ciobanu with the collaboration of N. Majumdar, S. Mukhopadhyay, S. Bhattacharya (thanks.
Lecture 16 In this lecture we will discuss comparisons between theoretical predictions of radiation and actual measurements. The experiments consider simple.
Chapter 07 Electronic Analysis of CMOS Logic Gates
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
1.  Transmission lines or T-lines are used to guide propagation of EM waves at high frequencies.  Examples: › Transmitter and antenna › Connections.
INTERCONNECT MODELING M.Arvind 2nd M.E Microelectronics
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Distributed Computation: Circuit Simulation CK Cheng UC San Diego
Introduction to MicroElectronics
S A N T A C L A R A U N I V E R S I T Y Center for Nanostructures September 25, 2003 On-Chip Interconnects in Sub-100nm Circuits Sang-Pil Sim Sunil Yu.
Complementary MOS inverter “CMOS” inverter n channel enhancement mode (V TN > 0) in series with a p channel enhancement mode (V TP < 0) 0 < V in < V.
INSTITUT D’ÉLECTRONIQUE ET DE TÉLÉCOMMUNICATIONS DE RENNES 1 UMR 6164 A reciprocal MIMO-UWB Radio Channel Deterministic Modeling Framework CROWNCOM
Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.
Chapter 4: Secs ; Chapter 5: pp
Low-Power and High-Speed Interconnect Using Serial Passive Compensation Chun-Chen Liu and Chung-Kuan Cheng Computer Science and Engineering Dept. University.
Modelling and Simulation of Passive Optical Devices João Geraldo P. T. dos Reis and Henrique J. A. da Silva Introduction Integrated Optics is a field of.
Inductance Screening and Inductance Matrix Sparsification 1.
ENE 428 Microwave Engineering
Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.
1 Modeling and Optimization of VLSI Interconnect Lecture 2: Interconnect Delay Modeling Avinoam Kolodny Konstantin Moiseev.
Noise propagation issues in complex power cables for HEP detectors M. Iglesias, I. Echeverria,F. Arteche 12 th Meeting of the Spanish Network for future.
CARBON NANOTUBES (A SOLUTION FOR IC INTERCONNECT) By G. Abhilash 10H61D5720.
Exploring the Rogue Wave Phenomenon in 3D Power Distribution Networks Xiang Hu 1, Peng Du 2, Chung-Kuan Cheng 2 1 ECE Dept., 2 CSE Dept. University of.
Preamplifier R&D at University of Montreal for the drift chamber J.P. Martin, Paul Taras.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
RG58 coaxial cable model in CST CABLE STUDIO S. Caniggia.
Lab2: Smith Chart And Matching
Smith Chart & Matching Anurag Nigam.
A High-Speed and High-Capacity Single-Chip Copper Crossbar
ENE 429 Antenna and Transmission Lines Theory
Transmission Lines & Resonators
topics Basic Transmission Line Equations
Inductance Screening and Inductance Matrix Sparsification
EE201C Chapter 3 Interconnect RLC Modeling
THE INTERCONNECT.
Presentation transcript:

THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis Institut d ’Electronique et de Microélectronique du Nord, UMR CNRS 9929 D. Deschacht, G. Servel D. Deschacht, G. Servel Laboratoire d’Informatique, de Robotique Laboratoire d’Informatique, de Robotique et de Microélectronique, UMR CNRS et de Microélectronique, UMR CNRS SLIP ’2000, San Diego, April 8-9th. SLIP ’2000, San Diego, April 8-9th.

OUTLINE OF THE TALK Introduction Theoretical limits Electromagnetic analysis : - Methodology - Application Limits between RLC and RC models Illustration of the theoretical limits : - in frequency-domain - in time domain Comparison with previous work Conclusion

INTRODUCTION  0.7µm, 2 metal layers  Up to 100,000 devices on a chip  Typical CPU frequency 50MHz  0.25µm, 6 metal  Up to 10,000,000 devices on a chip  Typical CPU frequency 400 MHz IC 10 years of evolution evolution

INTRODUCTION With the continued scaling down of technology, increased die aera : * cross-section decreases * interconnect length increases interconnections : blocking point of performances improvement Introduction of new materials such as Cu inclusion of inductance ?

INTRODUCTION Interconnect delay dominates gate delay in current deep submicronic VLSI circuits. More accurate interconnect models and signal propagation characterization are required. With faster on-chip rise times inductance is becoming more important. Electromagnetic analysis is needed.

THEORETICAL LIMITS L ong lines : Static hypothesis Short lines : Traveling wave

Range of lengths for inductance inclusion : We have to determine  attenuation factor  phase factor x : attenuation coefficient THEORETICAL LIMITS

Propagation parameters of the waveguide INTERCONNECTION = WAVEGUIDE   Phase factor rad/cm Attenuation factor dB/cm ou Np/cm Zc Characteristic impedance ELECTROMAGNETIC ANALYSIS Methodology Full wave analysis Finite Element Method

ELECTROMAGNETIC ANALYSIS Methodology Definitons of the voltage-current matrices used in this analysis

ELECTROMAGNETIC ANALYSIS Methodology Vin(t) Vout(t) Vin(freq)  (freq)  (freq) Zc(freq) Matched Load Impedances Chain Matrix Vout(freq) F.F.T * F.F.T = Fast Fourier Transform F.F.T.

ELECTROMAGNETIC ANALYSIS Application Interconnection geometry and environment 0.8  m M5 0.8  m 2.4  m M5 7.3  m passivation SiO2 Si bulk 7  cm 500  m 2.4  m M5 7.3  m passivation SiO2 2 nd configuration 1 st configuration 3 rd configuration Metal 5 : W=1  m T= 1  m Aluminium or Copper

ELECTROMAGNETIC ANALYSIS Application Frequency behavior of the attenuation factors

ELECTROMAGNETIC ANALYSIS Application Frequency behavior of the phase factors

ELECTROMAGNETIC ANALYSIS Application Attenuation determination Traveling wave Attenuation value of the wave, for 10 GHz, versus interconnection length

Theoretical limits : We have determined  To determine x : comparison output signal between RC and RLCG models ELECTROMAGNETIC ANALYSIS Application

OUTLINE OF THE TALK Introduction Theoretical limits Electromagnetic analysis : - Methodology - Application Limits between RLC and RC models Illustration of the theoretical limits : - in frequency-domain - in time domain Conclusion

LIMIT BETWEEN RLC AND RC MODELS The RLCG line model deduced from the electromagnetic analysis :

These calculated values are used to build the distributed  RC model LIMIT BETWEEN RLC AND RC MODELS n cells COMPARISON BETWEEN : HSPICE simulations : RC model Electromagnetic analysis : RLC model

LIMIT BETWEEN RLC AND RC MODELS Waveform of input and output signals in the range of lengths with inductance effect

LIMIT BETWEEN RLC AND RC MODELS Waveform of input and output signals in the range of lengths with inductance effect

LIMIT BETWEEN RLC AND RC MODELS Attenuation determination : Limit : the amplitude of the reflected wave is sufficiently low to give the reflection effect negligible

OUTLINE OF THE TALK Illustration of the theoretical limits : - in frequency-domain - in time domain Theoretical limits : We have determined  x

ILLUSTRATION OF THEORETICAL LIMITS in the frequency-domain

Frequency Time domain ILLUSTRATION OF THEORETICAL LIMITS in the frequency-domain

ILLUSTRATION OF THEORETICAL LIMITS in the time-domain

OUTLINE OF THE TALK Introduction Theoretical limits Electromagnetic analysis : - Methodology - Application Limits between RLC and RC models Illustration of the theoretical limits : - in frequency-domain - in time domain Comparison with previous work Conclusion

COMPARISON WITH PREVIOUS WORK The two figures of merit can be combined into a two sided inequality that determines the range of the length of interconnect in which inductance effects are significant : « Figures of Merit to characterize the Importance of On-chip Inductance » DAC 98, June st configuration : R =  /m C = 170 pF/m L = 490 nH/m G # 0 2 nd configuration : R =  /m C = 63.6 pF/m L = 655 nH/m G # 0

COMPARISON WITH PREVIOUS WORK

COMPARISON WITH PREVIOUS WORK

CONCLUSION A full-wave electromagnetic analysis have been presented to build accurate interconnect models, including inductance effects. New limits for signal reflections due to inductance for on-chip interconnections have been proposed.

CONCLUSION These limits have been illustrated with typical interconnection geometries, for Al and Cu wires. This study shows evidence demonstrating that a range exists for which inductance effects cannot be neglected and requires a transmission line model.

CONCLUSION FUTURE WORK : Interconnect coupling : taking into account not only the coupling capacitance, but also the impact of inductance and mutual inductance.