DSP Implementation of a BPSK SNR Estimation Algorithm for OFDM Systems in AWGN Channel University of Patras Department of Electrical & Computer Engineering.

Slides:



Advertisements
Similar presentations
CPU Review and Programming Models CT101 – Computing Systems.
Advertisements

Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Autonomic Systems Justin Moles, Winter 2006 Enabling autonomic behavior in systems software with hot swapping Paper by: J. Appavoo, et al. Presentation.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Division multiplexing
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
CENG536 Computer Engineering Department Çankaya University.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
IERG 4100 Wireless Communications
Source Code Optimization and Profiling of Energy Consumption in Embedded System Simunic, T.; Benini, L.; De Micheli, G.; Hans, M.; Proceedings on The 13th.
1 Channel Estimation for IEEE a OFDM Downlink Transmission Student: 王依翎 Advisor: Dr. David W. Lin Advisor: Dr. David W. Lin 2006/02/23.
Muhammad Imadur Rahman1, Klaus Witrisal2,
Kathy Grimes. Signals Electrical Mechanical Acoustic Most real-world signals are Analog – they vary continuously over time Many Limitations with Analog.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
LPC Speech Coder on the TI C6x DSP Mark Anderson, Jeff Burke EE213A / EE298-2 Prof. Ingrid Verbauwhede.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
Digital Signal Processors for Real-Time Embedded Systems By Jeremy Kohel.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Seyed Mohamad Alavi, Chi Zhou, Yu Cheng Department of Electrical and Computer Engineering Illinois Institute of Technology, Chicago, IL, USA ICC 2009.
ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING(OFDM)
1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.
© 2002 The MathWorks, Inc. September 2002 Advanced Embedded Tool capabilities for Texas Instruments DSPs © 2002 The MathWorks, Inc. David Hilf Third Party.
RICE UNIVERSITY Implementing the Viterbi algorithm on programmable processors Sridhar Rajagopal Elec 696
1 of 20 Z. Nikolova, V. Poulkov, G. Iliev, G. Stoyanov NARROWBAND INTERFERENCE CANCELLATION IN MULTIBAND OFDM SYSTEMS Dept. of Telecommunications Technical.
Floating Point vs. Fixed Point for FPGA 1. Applications Digital Signal Processing -Encoders/Decoders -Compression -Encryption Control -Automotive/Aerospace.
Efficient FPGA Implementation of QR
A New Method For Developing IBIS-AMI Models
HW/SW PARTITIONING OF FLOATING POINT SOFTWARE APPLICATIONS TO FIXED - POINTED COPROCESSOR CIRCUITS - Nalini Kumar Gaurav Chitroda Komal Kasat.
Performance evaluation of adaptive sub-carrier allocation scheme for OFDMA Thesis presentation16th Jan 2007 Author:Li Xiao Supervisor: Professor Riku Jäntti.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
OFDM Presented by Md. Imdadul Islam.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
J. Christiansen, CERN - EP/MIC
ECE 8053 Introduction to Computer Arithmetic (Website: Course & Text Content: Part 1: Number Representation.
TI DSPS FEST 1999 Implementation of Channel Estimation and Multiuser Detection Algorithms for W-CDMA on Digital Signal Processors Sridhar Rajagopal Gang.
RICE UNIVERSITY “Joint” architecture & algorithm designs for baseband signal processing Sridhar Rajagopal and Joseph R. Cavallaro Rice Center for Multimedia.
Assembly Code Optimization Techniques for the AMD64 Athlon and Opteron Architectures David Phillips Robert Duckles Cse 520 Spring 2007 Term Project Presentation.
ESPL 1 Wordlength Optimization with Complexity-and-Distortion Measure and Its Application to Broadband Wireless Demodulator Design Kyungtae Han and Brian.
Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
C.E. Goutis V.I.Kelefouras University of Patras Department of Electrical and Computer Engineering VLSI lab Date: 31/01/2014 Compilers for Embedded Systems.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Doppler Spread Estimation in Frequency Selective Rayleigh Channels for OFDM Systems Athanasios Doukas, Grigorios Kalivas University of Patras Department.
Decision Feedback Equalization in OFDM with Long Delay Spreads
RICE UNIVERSITY DSPs for future wireless systems Sridhar Rajagopal.
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.
Implementing Multiuser Channel Estimation and Detection for W-CDMA Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. Cavallaro and Behnaam Aazhang Rice.
Abstract: In many scenarios, wireless presents a tempting "last-mile" alternative to a wired connection for the delivery of internet service. However,
Sponsored By Abstract 1 Ritamar Siurano – Undergraduate Student Prof. Domingo Rodriguez – Advisor Abigail Fuentes – Graduate StudentProf. Ana B. Ramirez.
Sponsored By Abstract 1 Ritamar Siurano – Undergraduate Student Prof. Domingo Rodriguez – Advisor Abigail Fuentes – Graduate Student Prof. Ana B. Ramirez.
SR: 599 report Channel Estimation for W-CDMA on DSPs Sridhar Rajagopal ECE Dept., Rice University Elec 599.
Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.
Adaptive radio-frequency resource management for MIMO MC-CDMA on antenna selection Jingxu Han and Mqhele E Dlodlo Department of Electrical Engineering.
DIGITAL COMMUNICATION. Introduction In a data communication system, the output of the data source is transmitted from one point to another. The rate of.
Group Members: Surujlal Dasrath & Adam Truelove Advisors Dr. In Soo Ahn – Theory + Software Dr. Thomas Stewart – Theory + Software Dr. Anakwa – Hardware.
Communication Protocol Engineering Lab. A Survey Of Converging Solutions For Heterogeneous Mobile IEEE Wireless Communication Magazine December 2014 Minho.
Sridhar Rajagopal Bryan A. Jones and Joseph R. Cavallaro
Advanced Architectures
A G3-PLC Network Simulator with Enhanced Link Level Modeling
Embedded Systems Design
Digital Communications
Anne Pratoomtong ECE734, Spring2002
Ian C. Wong, Zukang Shen, Jeffrey G. Andrews, and Brian L. Evans
VLIW DSP vs. SuperScalar Implementation of a Baseline H.263 Encoder
DSP Architectures for Future Wireless Base-Stations
Suman Das, Sridhar Rajagopal, Chaitali Sengupta and Joseph R.Cavallaro
Presentation transcript:

DSP Implementation of a BPSK SNR Estimation Algorithm for OFDM Systems in AWGN Channel University of Patras Department of Electrical & Computer Engineering Applied Electronics Laboratory Athanasios Doukas, Andreas Kotsopoulos, Grigorios Kalivas

20/07/2006OFDM SNR DSP2 Contents Introduction OFDM Basics and SNV-SNR Estimator SNV-SNR Optimization Performance Results Conclusions

20/07/2006OFDM SNR DSP3 Introduction  Demand for even higher data rates.  Orthogonal Frequency Division Multiplexed (OFDM) based Wireless Local Area Networks (WLAN) such as a and HIPERLAN/2, can give these high rates.  In order to achieve this the channel state information (CSI) has to be used and the transmission characteristics should be adapted accordingly.  Examples are the adaptive modulation and adaptive bit-loading techniques.  Signal-to-Noise Ratio (SNR) is a crucial parameter, since it provides significant information that can be used to maximize the utilization of the channel via such adaptive techniques.

20/07/2006OFDM SNR DSP4 Why an implementation is necessary Real Time Constraints Realistic Conditions Realistic Capabilities Text Necessities

20/07/2006OFDM SNR DSP5 Possible Solutions for Implementation Implementation The final decision depends on the nature of the application Digital Signal Processor (DSP) Text Application Specific Integrated Circuit (ASIC)

20/07/2006OFDM SNR DSP6 Why DSP Implementation D B C A Reconfiguration Reprogrammability Clock speed and memory of DSPs Fast upgrades and modifications

20/07/2006OFDM SNR DSP7 Previous Works A whole OFDM WLAN system using one or two Texas Instruments (TI) DSPs including CSI parts for equalization of the received data 1 2 A similar implementation is described for a Terrestrial Digital Video Broadcasting (DVB-T) system, focused mainly on the structure of the equalizer and the demodulator of the system. 3 Iterative-SNR (I-SNR) implementation, estimates SNR from the received after a few iterations. Drawback of this algorithm is its iterative nature

20/07/2006OFDM SNR DSP8 Contents Introduction OFDM Basics and SNV-SNR Estimator SNV-SNR Optimization Performance Results Conclusions

20/07/2006OFDM SNR DSP9 OFDM Scheme

20/07/2006OFDM SNR DSP10 SNV-SNR Estimator The Squared Signal-to-Noise Variance SNR (SNV-SNR) is a one-step estimator that does not use any previously known data, such as pilots or preamble, but only the received data symbols (DA) from receiver decisions (RX).

20/07/2006OFDM SNR DSP11 Contents Introduction OFDM Basics and SNV-SNR Estimator SNV-SNR Optimization Performance Results Conclusions

20/07/2006OFDM SNR DSP12 Implementation Platform SNV-SNR was implemented on a TMS320C6711 DSP with internal clock frequency at 200MHz and the development tool used for debugging and optimization was Code Composer Studio (CCS) 3.1 Platinum

20/07/2006OFDM SNR DSP13 SNV-SNR Implementation Floating-point arithmetic was chosen 1.Its internal architecture is basically floating-point providing little flexibility for fixed point implementations of high complexity such as changing between several fixed-point representations. This way if there was a need for functions performing conversion between different fixed-point formats, in order to maintain the desired accuracy hand-coded should be involved resulting into a significant overhead and higher implementation complexity 2.SNV-SNR involves arithmetic operations that are difficult to manipulate with fixed-point numbers without causing overflows or underflows, such as divisions, additions, and subtractions repeated over a rather large number of iterations inside loops.

20/07/2006OFDM SNR DSP14 General Optimization Process (1/2) 1 Place the whole code in IRAM if possible 2 Re-arrange/re-write the code exploiting any algorithmic redundancies via reuse of any possible inner results Avoid function calls either via macros and inlines or via integrating the function bodies into the main program. 3 Compile the code with full CCS compiler optimization (for example -o3 option) enabled Replace basic arithmetic operations, such as additions, multiplications, and reciprocals, with their DSP-specific intrinsic equivalents. Make use of any DSP-specific libraries available, such as the dsp67x.lib, after having profiled them to ensure desired performance

20/07/2006OFDM SNR DSP15 General Optimization Process (2/2) 7 Profile the code and identify the most cycle-consuming parts, most probably loops with high processing load 8 Re-write these parts using any possible optimization techniques, such as double-word access or further loop-unrolling 9 Exploit any No-Operations (NOP) in the compiler-produced assembly and replace them with useful code if possible, thus, taking full advantage of the pipelining capabilities of the DSP. 10 As a last solution, due to the great programming effort needed, hand-write the most time-consuming parts in hand-coded assembly from scratch. If still the performance of the code is not satisfactory go back at step 7, trying to split the sensitive parts into smaller and optimize each one separately.

20/07/2006OFDM SNR DSP16 Additional SNV-SNR Specific Optimization Coding structure modifications of SNV-SNR Integration of complicated arithmetic, such as complex divisions, into the main code so as to avoid the relative overheads. Compiler optimization 1.Full optimization (-o3) and speed-most-critical options were set along with C67x-specific features enabled in order to fully utilize the hardware characteristics of our target DSP. 2.Arithmetic operations, like reciprocals, were replaced by their equivalent C67x compiler intrinsic, which are C-callable functions that map directly to C67x-optimized assembly code, therefore enhancing performance. Fast algorithms of the literature 1.Newton Rapson Inverse (NRI) method for square root estimation 2.Equirriple-Error Magnitude method for complex magnitude estimation ABC

20/07/2006OFDM SNR DSP17 Contents Introduction OFDM Basics and SNV-SNR Estimator SNV-SNR Optimization Performance Results Conclusions

20/07/2006OFDM SNR DSP18 Comparison Software/Hardware Implementation

20/07/2006OFDM SNR DSP19 Estimation Accuracy

20/07/2006OFDM SNR DSP20 Estimation comparison to I-SNR

20/07/2006OFDM SNR DSP21 Hardware Requirements Optimization level No optimization Full Optimization Number of samples Cycles Code-size 1.5KBytes1.8Kbytes Cycles for 64-point FFT 900 I-SNR Cycles 9000 (6 Iterations with 1000 samples)

20/07/2006OFDM SNR DSP22 Contents Introduction OFDM Basics and SNV-SNR Estimator SNV-SNR Optimization Performance Results Conclusions

20/07/2006OFDM SNR DSP23 1.Implementation and optimization procedure of a single step SNR estimation algorithm, SNV-SNR, on a TI C6711 DSP operating on BPSK modulated data for OFDM systems in AWGN channel and suggestion of an optimization process for such implementations. 2. The estimation accuracy of the implemented algorithm is similar to the software implementation of the same algorithm. 3. Comparison of the implemented algorithm with a previously implemented iterative SNR estimation algorithm with our implementation achieving slightly worse estimation accuracy results but much higher execution speed. 4. Through optimization procedure further decrease in time requirements while at the same time achieving to keep its code size in very low levels, making it able to fit into the IRAM of the DSP. Conclusions