Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.

Slides:

Advertisements

Similar presentations

Malaviya National Institute of Technology

Advertisements

Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.

I have seen this happen !. You have exceeded your storage allocation.

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.

CMOS Fabrication EMT 251.

Advanced Manufacturing Choices

ECE/ChE 4752: Microelectronics Processing Laboratory

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.

Vicki Bourget & Vinson Gee April 23, 2014

Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.

Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,

Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.

Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.

SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.

The Deposition Process

YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 

Device Fabrication Example

ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.

Solar Cell conductive grid and back contact

Lecture 4 Photolithography.

Lithographic Processes

Micro-fabrication.

CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.

Fabrication of Active Matrix (STEM) Detectors

7 Novemeber 2014 Name 1 This report was submitted in compliance with the UNCC Code of Student Academic Integrity ( UNCC Catalog, p 276) AB OP.

Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.

I have seen this happen !. You have exceeded your storage allocation.

II-Lithography Fall 2013 Prof. Marc Madou MSTB 120

Top Down Method Photolithography Basics Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

Fabrication Technology(1)

Top Down Manufacturing

LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS

Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.

PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.

#4 (Oct. 22) Photolithgraphy -What is photolithgraphy? -Thin-film patterning using phtolithgraphy -Applications of photolithgraphy -Trends in minimum pattern.

Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey

ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.

CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.

Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.

©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.

Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.

Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.

LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS

CMOS VLSI Fabrication.

Bump Bonding Development

Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.

Substitute beer and pizza?. Basic Silicon Solar Cell Schematic.

Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.

Definition History Fabrication process Advantages Disadvantages Applications.

CMOS Fabrication EMT 251.

Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.

Wisconsin Center for Applied Microelectronics

Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.

Photolithography PEOPLE Program.

CMOS Fabrication CMOS transistors are fabricated on silicon wafer

Manufacturing Process I

Lecture 4 Fundamentals of Multiscale Fabrication

VLSI System Design LEC3.1 CMOS FABRICATION REVIEW

Silicon Wafer cm (5’’- 8’’) mm

Substitute beer and pizza?

Memscap - A publicly traded MEMS company

Manufacturing Process I

LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.

Substitute beer and pizza?

Manufacturing Process I

Photolithography.

CSE 87 Fall 2007 Chips and Chip Making

Presentation transcript:

Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool

A conductor metal is vacuum deposited on to the wafer Because of cost and equipment, aluminum will be used in stead of silver Sputtered aluminum

Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask or stencil to stop the light. Photolithography was used extensively in the progression of microelectronics. Today, because of the sizes involved in current computer microprocessor devices, other methods like direct patterning using electron beams are used. Photolithography is still used for dimensions down to about 0.5um. The wavelength of UV light is um.

Top side conductor grid needs to be designed Pattern is created on a transparency sheet to keep cost low Once top side conductor grid is finalized, a chrome on glass professional mask can be made

Typical top side conductor Because of tester limitations (100mA) – cell size to be 3 cm 2 max

UV light sensitive material called photoresist is spin coated on to the conductor side of the wafer

Wafers are spin coated with Shipley 1813 UV sensitive photoresist spin coating produces a uniform coating A vacuum chuck holds the wafer Spin speed is set here Light sensitive material is stored in amber dropper bottles – Use 1813

Transparency is used as a photomask Cells can be of various sizes but must line up for saw cutting

The antenna design, arrayed on a transparency sheet, is placed on top of the wafer. This transparency is called a photo mask. Production photo masks would be made on glass plates with high precision patterns.

Ultraviolet light is projected down on to the photoresist coated wafer

HTG mask aligner and UV light source The UV light source is a mercury vapor lamp at 436nm wavelength Exposure time set on timer Wafer is held by vacuum, mask is placed on top and brought into contact with wafer Clear glass plates are used to make sure the transparency lays flat to the wafer UV light with filter surrounding it

The wafer is developed, leaving photoresist where no UV light has penetrated the mask

Solitec automatic developer Vacuum switch Start switch

Aluminum is etched using chemicals specific to the metal Aluminum etch

After etching, the top conductor grid pattern, will be left on the wafer Top side conductor complete Top conductor

Once the top side conductor grid is complete, the back side conductor can be deposited For this fabrication run, aluminum will also be sputtered as the back side contact

Assignment Submit your top side conductor grid pattern one per team