Give qualifications of instructors: DAP

Slides:



Advertisements
Similar presentations
ENGIN112 L9: More Karnaugh Maps September 22, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 9 More Karnaugh Maps and Don’t Cares.
Advertisements

Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ELEC Digital Logic Circuits Fall 2008 Logic Minimization (Chapter 3) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
CSE 370 – Winter 2002 – Logic minimization - 1 Overview zLast lecture yExamples of Karnaugh maps, including Don’t cares zToday yDesign Examples yPrime.
Chapter 3 Simplification of Switching Functions
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Computer Engineering (Logic Circuits) (Karnaugh Map)
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Simplifying Boolean Expressions Using K-Map Method
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 The Karnaugh Map. These K-maps are described by the location. Next, each square will be 1 or 0 depending on the value of the function. ABfm.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
9/16/04UCB EECS150 D. Culler Fa04 1 EECS Components and Design Techniques for Digital Systems Lec 06 – Minimizing Boolean Logic 9/16-04 David Culler.
Optimization Algorithm
ES 244: Digital Logic Design Chapter 3 Chapter 3: Karnaugh Maps Uchechukwu Ofoegbu Temple University.
Chapter 3 Gate-Level Minimization
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
Combinational Logic Part 2: Karnaugh maps (quick).
Converting to Minterms Form
Simplification of incompletely specified functions using QM Tech.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect10: Two-level Logic Minimization.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
1 CSE370, Lecture 8 Lecture 8 u Logistics n Midterm 1 week from today in class. Closed book/closed notes n Sample midterm linked in on calendar n Review.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
1 CSE370, Lecture 7 Lecture 9 u Logistics n HW3 posted, due on Friday n Lab3 this week u Last lecture n Verilog u Last last lecture n K-maps examples n.
FIGURE 3.1 Two-variable K-map
ELEC Digital Logic Circuits Fall 2014 Logic Minimization (Chapter 3)
Computer Organisation
CS 352 Introduction to Logic Design
Optimized Implementation of Logic Function
CSE 140 : Components and Design Techniques for Digital Systems
Digital Logic and Design
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
EECS 465: Digital Systems Lecture Notes # 2
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
CH7 Multilevel Gate Network
Optimization Algorithm
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Optimized Implementation of Logic Function
COE 202: Digital Logic Design Combinational Logic Part 3
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Lecture 7 Logistics Last lecture Today HW2 due now Lab2 going on
Dept of Electronics Engineering
ECE 331 – Digital System Design
Presentation transcript:

CS 151 Digital Systems Design Lecture 9 More Karnaugh Maps and Don’t Cares Give qualifications of instructors: DAP teaching computer architecture at Berkeley since 1977 Co-athor of textbook used in class Best known for being one of pioneers of RISC currently author of article on future of microprocessors in SciAm Sept 1995 RY took 152 as student, TAed 152,instructor in 152 undergrad and grad work at Berkeley joined NextGen to design fact 80x86 microprocessors one of architects of UltraSPARC fastest SPARC mper shipping this Fall

Karnaugh maps with four inputs Understanding prime implicants Overview Karnaugh maps with four inputs Same basic rules as three input K-maps Understanding prime implicants Related to minterms Covering all implicants Using Don’t Cares to simplify functions Don’t care outputs are undefined Summarizing Karnaugh maps credential: bring a computer die photo wafer : This can be an hidden slide. I just want to use this to do my own planning. I have rearranged Culler’s lecture slides slightly and add more slides. This covers everything he covers in his first lecture (and more) but may We will save the fun part, “ Levels of Organization,” at the end (so student can stay awake): I will show the internal stricture of the SS10/20. Notes to Patterson: You may want to edit the slides in your section or add extra slides to taylor your needs.

Karnaugh Maps for Four Input Functions Represent functions of 4 inputs with 16 minterms Use same rules developed for 3-input functions Note bracketed sections shown in example.

Karnaugh map: 4-variable example F(A,B,C,D) = m(0,2,3,5,6,7,8,10,11,14,15) F = + B’D’ C + A’BD A A B C D 0000 1111 1000 0111 1 0 0 1 0 0 1 1 C D B Solution set can be considered as a coordinate System!

Can you draw the truth table for these examples? Design examples B C' D' + A C' + A B D' 0 0 1 0 D A 1 1 0 1 B C K-map for EQ 1 0 0 1 0 0 D A B C 0 1 0 0 1 1 D A 1 0 B C A'B'C'D' + A'BC'D + ABCD + AB'CD’ A' B' D + A' C + B' C D K-map for LT K-map for GT LT = EQ = GT = Can you draw the truth table for these examples?

Physical Implementation Step 1: Truth table Step 2: K-map Step 3: Minimized sum-of- products Step 4: Physical implementation with gates A B C D EQ K-map for EQ 1 0 0 1 0 0 D A B C

1 1 1 1 1 1 1 1 1 1 1 Karnaugh Maps Four variable maps. CD AB 00 01 11 10 AB F=ABC +ACD +ABC +AB CD +ABC +AB C 00 1 01 1 1 1 F=BC +CD + AC+ AD  11 1 1 1 1 10 1 1 1 Need to make sure all 1’s are covered Try to minimize total product terms. Design could be implemented using NANDs and NORs

Karnaugh maps: Don’t cares In some cases, outputs are undefined We “don’t care” if the logic produces a 0 or a 1 This knowledge can be used to simplify functions. A AB CD 00 01 11 10 00 01 0 0 1 1 X 0 X 1 - Treat X’s like either 1’s or 0’s Very useful OK to leave some X’s uncovered D C 11 10 1 1 0 X 0 0 B

Karnaugh maps: Don’t cares f(A,B,C,D) = m(1,3,5,7,9) + d(6,12,13) without don't cares f = A 1 + B 1 + C D 1 f A’D + C’D 1 1 A 1 1 AB CD 00 01 11 10 1 00 01 1 X 0 0 1 1 X 0 X 1 1 1 X D C 11 10 1 1 0 X 0 0 B

Don’t Care Conditions In some situations, we don’t care about the value of a function for certain combinations of the variables. these combinations may be impossible in certain contexts or the value of the function may not matter in when the combinations occur In such situations we say the function is incompletely specified and there are multiple (completely specified) logic functions that can be used in the design. so we can select a function that gives the simplest circuit When constructing the terms in the simplification procedure, we can choose to either cover or not cover the don’t care conditions.

Map Simplification with Don’t Cares AB x 1 00 01 CD 11 10 F=ACD+B+AC Alternative covering. AB x 1 00 01 CD 11 10 F=ABCD+ABC+BC+AC

Karnaugh maps: don’t cares (cont’d) f(A,B,C,D) = m(1,3,5,7,9) + d(6,12,13) f = A'D + B'C'D without don't cares f = with don't cares A'D by using don't care as a "1" a 2-cube can be formed rather than a 1-cube to cover this node + C'D 0 0 1 1 X 0 X 1 D A 0 X B C don't cares can be treated as 1s or 0s depending on which is more advantageous

Definition of terms for two-level simplification Implicant Single product term of the ON-set (terms that create a logic 1) Prime implicant Implicant that can't be combined with another to form an implicant with fewer literals. Essential prime implicant Prime implicant is essential if it alone covers a minterm in the K-map Remember that all squares marked with 1 must be covered Objective: Grow implicant into prime implicants (minimize literals per term) Cover the K-map with as few prime implicants as possible (minimize number of product terms)

Examples to illustrate terms 1 1 1 0 D A 0 0 B C 6 prime implicants: A'B'D, BC', AC, A'C'D, AB, B'CD essential minimum cover: AC + BC' + A'B'D 0 0 1 1 1 0 D A 0 1 B C 5 prime implicants: BD, ABC', ACD, A'BC, A'C'D essential minimum cover: 4 essential implicants

Any single 1 or group of 1s in the Karnaugh map of a Prime Implicants Any single 1 or group of 1s in the Karnaugh map of a function F is an implicant of F. A product term is called a prime implicant of F if it cannot be combined with another term to eliminate a variable. B C A 1 D Example: If a function F is represented by this Karnaugh Map. Which of the following terms are implicants of F, and which ones are prime implicants of F? (a) AC’D’ (b) BD (c) A’B’C’D’ (d) AC’ (e) B’C’D’ Implicants: (a),(c),(d),(e) Prime Implicants: (d),(e)

Essential Prime Implicants A product term is an essential prime implicant if there is a minterm that is only covered by that prime implicant. - The minimal sum-of-products form of F must include all the essential prime implicants of F.

K-maps of four literals considered Larger examples exist Summary K-maps of four literals considered Larger examples exist Don’t care conditions help minimize functions Output for don’t cares are undefined Result of minimization is minimal sum-of-products Result contains prime implicants Essential prime implicants are required in the implementation credential: bring a computer die photo wafer : This can be an hidden slide. I just want to use this to do my own planning. I have rearranged Culler’s lecture slides slightly and add more slides. This covers everything he covers in his first lecture (and more) but may We will save the fun part, “ Levels of Organization,” at the end (so student can stay awake): I will show the internal stricture of the SS10/20. Notes to Patterson: You may want to edit the slides in your section or add extra slides to taylor your needs.