 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.

Slides:



Advertisements
Similar presentations
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Advertisements

Charge Pump PLL.
Introduction to Electronic Circuit Design
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
1 VLSI Digital System Design Clocking. 2 Clocked System Basic structure Q DlogicQ D clock.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
Chapter 9 High Speed Clock Management. Agenda Inside the DCM Inside the DFS Jitter Inside the V5 PLL.
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
Ultra Low Power PLL Implementations Sudhanshu Khanna ECE
1 Helsinki University of Technology,Communications Laboratory, Timo O. Korhonen Data Communication, Lecture5 Some Analog Systems.
Quiz: Lead/Lag Network Determine the transfer function V O (s)/V D (s) for the lead-lag network shown: VDVD VOVO 200  5000  2000  100 .01 uf VCO PD.
EE241 Term Project - Spring 2004 Ultra low power PLL design and noise analysis EE241 Prof. Borivoje Nikolic Peter Chen, Mingcui Zhou.
Lecture 8: Clock Distribution, PLL & DLL
S. Mandayam/ ECOMMS/ECE Dept./Rowan University Electrical Communications Systems Spring 2005 Shreekanth Mandayam ECE Department Rowan University.
The Development of Psec-Resolution TDC for Large Area TOF Systems Fukun Tang Enrico Fermi Institute University of Chicago With Karen Byrum and Gary Drake.
1 San Jose State University Department of Electrical Engineering EE 166 Project Spring 2003 Phase Frequency Detector (PFD) Prof. David Parent Group Members:Marcella.
Oct 11, 2005CS477: Analog and Digital Communications1 FM Generation and Detection Analog and Digital Communications Autumn
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Wireless data and power Brian McKinney Michael Vincent.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Phase Locked Loop Design Matt Knoll Engineering 315.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
ALL-DIGITAL PLL (ADPLL)
GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
Phase Locked Loop Design Presentation ECE 442 Lab April 27, 2010 Ari Mahpour.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
K0k0 v m (s)f out (s) f0f0 + + A VCO has a free-running frequency of 120 Mhz and sensitivity (gain) of 20 kHz/v. Assume linear operation over an input.
1. 2 LOOP DYNAMICS To keep track of deviations from the free-running frequency,
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Modulasi Sudut (2) Levy Olivia MT.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
Phase-Noise EQ / Per Zetterberg. I&Q Modulator x x +
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.
By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.
CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
Clock Networks and PLLs in Altera’s Stratix III Devices VLSI Systems I Fall 2007 Hamid Abbaalizadeh.
EE 597G/CSE 578A Project Proposal Presentation Phase-Locked Loop Han-Wei Chen & Ming-Wei Liu The Pennsylvania State University.
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
RF Systems Phase Detector Filter Voltage Controlled Oscillator for PLL
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
PLL Sub System4 PLL Loop Filter parameters: Loop Type and Order
End OF Column Circuits – Design Review
Demodulation/ Detection Chapter 4
Optical PLL for homodyne detection
Capacitance, Phase, and Frequency
EE 597G/CSE 578A Final Project
Low Jitter PLL clock frequency multiplier
FIGURE 5.1 Block diagram of sequential circuit
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
DAC37J82 Settings Kang Hsia.
Figure 4–1 Communication system.
Chapter 4 Bandpass Circuits Limiters
Phase-Locked Loop Design
VLSI Project Presentation
Data Acquisition System in Silicon Carbide
Electrical Communications Systems ECE Spring 2019
Lecture 22: PLLs and DLLs.
Presentation transcript:

 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks

Figure 2: Phase Frequency Detector and the Loop Filter Figure 3: PD and Loop Filter responses to input transients Phase Detector Design

Figure 4: The schematics of the VCO Figure 5: Schematics of the Current Pumps Voltage Controlled Oscillator

Figure 6: I-Vin for Current Pumps Figure 7: Vin-fosc Relation Design Considerations for the VCO

Figure 8: The Schematics of the 10-Bit Input Counter Ripple Carry Counter

PLL Building Blocks and Design Considerations Revisited Figure 8: Overall PLL Schematics

Figure 10: Reference Clock and the Output of the Counter Pspice Simulation Result I

Figure 11: Loop Filter and VCO Inputs Pspice Simulation Result II

Figure 12: VCO Output at the Start and the End of the Simulation Pspice Simulation Result III