Chapter 1 RESISTIVITY.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

P-N JUNCTION.
FABRICATION PROCESSES
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
ECE/ChE 4752: Microelectronics Processing Laboratory
Semiconductor Device Physics
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
Applications of Photovoltaic Technologies. 2 Solar cell structure How a solar cell should look like ?  It depends on the function it should perform,
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFETs SD Lab. SOGANG Univ. Doohyung Cho.
Chapter 24 Capacitance, dielectrics and electric energy storage
Optoelectronic Devices (brief introduction)
Cell and module construction. Photovoltaic effect and basic solar cell parameters To obtain a potential difference that may be used as a source of electrical.
Semiconductor Materials and Device Characterization
Measuring ultra-shallow junction Jialin Zhao. Resistivity and Sheet resistance IRS roadmap 2003: 10 nm junction with sheet resistance 500 Ω/sq Electrical.
Metal Semiconductor Field Effect Transistors
Microelectronics Processing
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Microelectronics Processing
Lecture 7: IC Resistors and Capacitors
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Section 4: Diffusion part 2
ECE/ChE 4752: Microelectronics Processing Laboratory
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
ECE/ChE 4752: Microelectronics Processing Laboratory
Chapter 4 Photonic Sources.
F.M.H. Cheung School of Physics, University of Sydney, NSW 2006, Australia.
Chapter 3 Solid-State Diodes and Diode Circuits
Carrier Mobility and Velocity
Electronic Devices Laboratory CE/EE 3110 Conductivity and the Hall Effect.
Lecture 5 Method of images Energy stored in an electric field Principle of virtual work 1.
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
LW4 Lecture Week 4-1 Heterojunctions Fabrication and characterization of p-n junctions 1.
Introduction Trapped Plasma Avalanche Triggered Transit mode Prager
SILICON DETECTORS PART I Characteristics on semiconductors.
Numericals on semiconductors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Laser Treated Metallic Probes for Cancer Treatment in MRI Systems July 08, Advance Materials Processing and Analysis Center (AMPAC) Department of.
PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Introduction to semiconductor technology. Outline –4 Excitation of semiconductors Optical absorption and excitation Luminescence Recombination Diffusion.
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 
Schottky Barrier Diode One semiconductor region of the pn junction diode can be replaced by a non-ohmic rectifying metal contact.A Schottky.
Layer characterization
CHAPTER 4: P-N JUNCTION Part I.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
Resistivity and Seebeck measurements
Issued: May 5, 2010 Due: May 12, 2010 (at the start of class) Suggested reading: Kasap, Chapter 5, Sections Problems: Stanford University MatSci.
CSE251 CSE251 Lecture 2 and 5. Carrier Transport 2 The net flow of electrons and holes generate currents. The flow of ”holes” within a solid–state material.
Chapter 27 Current And Resistance. Electric Current Electric current is the rate of flow of charge through some region of space The SI unit of current.
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Solid State Devices EE 3311 SMU
Multiple choise questions related to lecture PV2
ECE 4211_Lecture L4_Week F. Jain
Date of download: 10/26/2017 Copyright © ASME. All rights reserved.
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Other FET’s and Optoelectronic Devices
Einstein Relation—the relation between  and D
Silicon Wafer cm (5’’- 8’’) mm
Chapter 7: DOPANT DIFFUSION
Lecture 3: Resistivity 1.3 Wafer Mapping Double Implant.
Lattice (bounce) diagram
Lecture 3 OUTLINE Semiconductor Basics (cont’d) PN Junction Diodes
Lecture #15 OUTLINE Diode analysis and applications continued
Basic Planar Process 1. Silicon wafer (substrate) preparation
Chapter 3 Solid-State Diodes and Diode Circuits
Presentation transcript:

Chapter 1 RESISTIVITY

1.1 INTRODUCTION 1.2 THE FOUR-POINT PROBE 1.3 WAFER MAPPING 1.4 RESISTIVITY PROFILING 1.5 CONTACTLESS METHODS 1.6 CONDUCRIVITY TYPE

1.1 INTRODUCTION

The resistivity in the ingot is not uniform. The resistivity of epitaxial layers is uniform. Resistivity affects devices’ series resistance, capacitance, threshold voltage, latch-up behavior, breakdown voltage, hot carrier performance.

1.2 THE FOUR-POINT PROBE

Two-point arrangement showing the probe resistance Rp , the contact resistance Rc , the spreading resistance Rsp , and the semiconductor resistance Rs

F1 corrects for sample thickness Correction Factors F1 corrects for sample thickness F2 corrects for lateral sample dimensions F3 corrects for the distance between probe and sample edges

For non-conducting bottom For conducting bottom

For t ≦ s/2 For F2 and F3 ≒ 1 Wafer thickness correction factors versus normalized wafer thickness; t is the wafer thickness, s the probe spacing.

Wafer diameter correction factors versus normalized wafer diameter. For circular wafers D=wafer diameter; for rectangular samples D=sample width.

Perpendicular to a non-conducting boundary Parallel to a non-conducting boundary Perpendicular to a conducting boundary

Boundary proximity correction factors versus normalized distance d from the boundary. F31 and F32 are for nonconducting boundaries, F33 and F34 are for conducting boundaries.

Parallel to a conducting boundary

Resistivity of Arbitrarily Shaped Samples with four contacts.

The van der Pauw correction factor F versus Rr.

A Greek cross sheet resistance test structure. Typical symmetrical circular and square sample geometries. A Greek cross sheet resistance test structure. d≦ L/6

A cross-bridge sheet resistance and line-width test structure.

Measurement Errors and Precautions 1. Sample size 2. Minority / majority carrier injection 3. Probe spacing For small probe variations, the correction factor is sm=(s1+s2+s3)/3

4. Current Recommended four-point probe current versus Si resistivity

6. High resistivity material 5. Temperature 6. High resistivity material Temperature coefficient of resistivity versus sample resistivity for 18oC≦T≦28oC for (a) Si, (b) Ge. For p-Si, the curve is valid only for boron-doped Si.

7. Surface preparation

1.3 WAFER MAPPING

Wafer mapping is used to characterize the doping uniformity, especially the ion implantation uniformity

(a) (b) Four-point probe contour maps; boron, 1015cm-2, 40keV, ρs(average)=98.5 ohms/square; arsenic, 1015cm-2, 80keV, ρs(average)=98.7ohms/square; 1% intervals. 200 mm diameter Si wafers.

p(n) type impurity is implanted into n(p) 1. Double Implant p(n) type impurity is implanted into n(p) substrate with a dose Φ1 and energy E1. The desire low dose impurity is implanted with a dose Φ2 and energy E2, no annealing. Φ2 ~10-2Φ1 and E2 ~ 80%-90% E1. Measurement is performed right after the implantation.

2. Modulated Photoreflectance Schematic diagram of the modulated photoreflectance apparatus

Schematic diagram of the modulated photoreflectance apparatus

A pump laser is used to generate thermal wave and cause the volume, thermoelastic, and the optical reflectivity to change. The laser is modulated at a certain frequency thus establish a periodic temperature variation in the wafer. A probe laser is used to detect these changes, mainly the reflectivity. The thermal wave induced changes are proportional to the implanted ions. 1011~1015 cm-2, contactless, non-destructive. Needs calibration

(a) (b) Modulated photoreflectance contour maps; boron, 6.5×1012cm-2, 70keV, 648 TW units; boron 5×1012 cm-2, 30keV, 600 TW units; 0.5% intervals. 200mm diameter Si wafers.

3. Carrier Illumination To determine junction depth. A focused laser injects excess carriers into semiconductor and forming excess carrier distribution. The carrier density in the substrate is constant. The index of refraction change Δn relates to excess carrier as: A steep gradient is occurred at the edge of the doping profile.

4. Optical Densitometry UV shined on implant sensitive dye _________________________ Transparent substrate (glass) No semiconductor wafer is used. Compare the final to initial (before and after) optical transparency with calibrated results. 1011~1013 cm-2.

1.4 RESISTIVITY PROFILING

Differential Hall Effect For uniformly doped sample.

Sample geometry with measurement proceeding from the surface into the sample.

Dopant density profiles determined by DHE, spreading resistance profiling, and secondary ion mass spectrometry.

Anodic oxidation method is adopted to grow a fixed thickness of oxide layer such that a certain portion of the silicon surface is consumed by etching the grown oxide. This method has a good reproducibility.

Spreading Resistance Profiling Spreading resistance bevel block and the beveled sample with probes and the probe path shown by the dashed line.

For a hemispherical contact For a cylindrical contact A cylindrical contact of diameter 2r to a semiconductor. The arrows represent the current flow. For a hemispherical contact

80% of the potential drop due to the spreading phenomenon occurs within 5r. 5g weight is applied. The bevel angle θ is 1。~ 5。 for junction depth of 1~2μm, and θ < 0. 5。 for junction depth < 0.5μm. For a step of 5um and an angle of 1o, the equivalent depth resolution is 870 Å.

High-resolution spreading resistance and dopant density profiles.

1.5 CONTACTLESS METHODS

Eddy Current Schematic eddy current experimental arrangement, (b) schematic of the Tencor commercial apparatus showing the eddy current coils and the thickness sound generator.

Pa is the absorbed power. VT is the rms rf voltage. n is the coil’s number of turns. σ is the semiconductor conductivity. t is the semiconductor thickness.

Since Pa=VT×IT, IT=Pa/VT If VT is fixed, then IT is proportional to ∫σ(x)dx or 1/ρs

The skin depth is given by μ0=4π×10-9H/cm. Usually, δ≧5t. For the above results to be valid, the sample thickness must be less than the skin depth, such that the current can be uniformly flow through the sample. The skin depth is given by μ0=4π×10-9H/cm. Usually, δ≧5t.

Skin depth versus resistivity as a function of frequency.

The phase shift change is detected which is proportional to the distance of the air gap. Eddy current method is used for uniformly doped wafers. If it is used for highly conductive layer on low conductive substrate, the conductivity ratio must be at least 100 times.

Wafer thickness and flatness measurement system.

1.6 CONDUCRIVITY TYPE

CONDUCTIVITY TYPE Identifying flats on silicon wafers. Usually, the primary flat is along the 〈110〉direction.

(a) Hot probe, (b) rectifying probe for conductivity type measurements.

(C) Equivalent circuit for (b), and (d) experimental data adapted from ref.88.

Majority carriers are diffused away from the hot probe, therefore, the hot probe has positive (negative) potential when the substrate is n (p) type. An ac signal is applied between probe 1 and 2, the probe 2 has a rectifying contact with the substrate. If V32 has a large positive value and a small negative value, then the substrate is n type. If V32 has a large negative value and a small positive value, then the substrate is p type.