SYEN 3330 Digital SystemsJung H. Kim Chapter 2-8 1 SYEN 3330 Digital Systems Chapter 2 -Part 8.

Slides:



Advertisements
Similar presentations
Chapter 3 Gate-Level Minimization
Advertisements

Quine-McCluskey Method
FUNCTION OPTIMIZATION Switching Function Representations can be Classified in Terms of Levels Number of Levels, k, is Number of Unique Boolean (binary)
Glitches & Hazards.
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Combinational Logic Circuits Chapter 2 Mano and Kime.
Gate-Level Minimization
SYEN 3330 Digital SystemsJung H. Kim Chapter5-1 1 SYEN 3330 Digital Systems Chapter 5 – Part 1.
ELEC Digital Logic Circuits Fall 2008 Logic Minimization (Chapter 3) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.
Quine-McCluskey (Tabular) Minimization  Two step process utilizing tabular listings to:  Identify prime implicants (implicant tables)  Identify minimal.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
بهينه سازي با روش Quine-McCluskey
Quine-McClusky Minimization Method Module M4.3 Section 5.3.
Chapter 3 Simplification of Switching Functions
CHAPTER 3 Digital Logic Structures
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 6.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 1.
Quine-McClusky Minimization Method Discussion D3.2.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Simplifying Boolean Expressions Using K-Map Method
Digital Logic & Design Vishal Jethava Lecture 12 svbitec.wordpress.com.
Digital Logic Design Lecture # 7 University of Tehran.
B-1 Appendix B - Reduction of Digital Logic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
2-Level Minimization Classic Problem in Switching Theory
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Chapter 3. Minimization of Switching Functions. Given a sw function f(x 1, x 2, …, x n ) and some cost criteria, find a representation of f which minimizes.
The covering procedure. Remove rows with essential PI’s and any columns with x’s in those rows.
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI.
2-Level Minimization Classic Problem in Switching Theory Tabulation Method Transformed to “Set Covering Problem” “Set Covering Problem” is Intractable.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
Copyright © 2004 by Miguel A. Marin Revised McGILL UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING COURSE ECSE DIGITAL SYSTEMS.
ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
1 ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
CS2100 Computer Organisation
Key Observation Adjacencies in the K-Map
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
CS151 Introduction to Digital Design Chapter 2: Combinational Logic Circuits 2-9 Exclusive-OR Operator and Gates 1Created by: Ms.Amany AlSaleh.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
Logic Gates Chapter 5 Subject: Digital System Year: 2009.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1’S COMPLEMENT REPRESENTATION 1’s complement of a number (binary) is obtained by changing all 1’s to 0 and all 0’s to 1. If one of these numbers is positive.
Technical Seminar II Implementation of
SYEN 3330 Digital SystemsJung H. Kim Chapter 3 1 SYEN 3330 Digital Systems Chapter 3.
CHAPTER 6 Quine-McCluskey Method
Gate-Level Minimization
3-7 Other Two-level Implementations
Lecture #6 EGR 277 – Digital Logic
QUINE-McCLUSKEY METHOD
Plotting functions not in canonical form
Chapter 6 Quine-McCluskey Method
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Chapter 3 Gate-level Minimization.
Quine-McClusky Minimization Method
SYEN 3330 Digital Systems Chapter 2 – Part 6 SYEN 3330 Digital Systems.
SYEN 3330 Digital Systems Chapter 2 -Part 8 SYEN 3330 Digital Systems.
Minimization of Switching Functions
CHAPTER 6 QUINE-McCLUSKEY METHOD
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 -Part 8

SYEN 3330 Digital Systems Chapter 2-8 Page 2 Exclusive OR/ Exclusive NOR

SYEN 3330 Digital Systems Chapter 2-8 Page 3 Tables for EXOR/ EXNOR

SYEN 3330 Digital Systems Chapter 2-8 Page 4 EXOR/EXNOR Extensions

SYEN 3330 Digital Systems Chapter 2-8 Page 5 EXOR Implementations

SYEN 3330 Digital Systems Chapter 2-8 Page 6 EXOR Implementations (Cont.)

SYEN 3330 Digital Systems Chapter 2-8 Page 7 Odd Function

SYEN 3330 Digital Systems Chapter 2-8 Page 8 Odd Function Implementation

SYEN 3330 Digital Systems Chapter 2-8 Page 9 K-Maps of ODD and EVEN

SYEN 3330 Digital Systems Chapter 2-8 Page 10 Parity Generators/Checkers

SYEN 3330 Digital Systems Chapter 2-8 Page 11 Integrated Circuits

SYEN 3330 Digital Systems Chapter 2-8 Page 12 Digital Logic Families

SYEN 3330 Digital Systems Chapter 2-8 Page 13 Compatibility

SYEN 3330 Digital Systems Chapter 2-8 Page 14 Propagation Delay

SYEN 3330 Digital Systems Chapter 2-8 Page 15 Propagation Delay Example

SYEN 3330 Digital Systems Chapter 2-8 Page 16 Positive and Negative Logic

SYEN 3330 Digital Systems Chapter 2-8 Page 17 Positive and Negative Logic

SYEN 3330 Digital Systems Chapter 2-8 Page 18 Positive and Negative Logic (Cont.)

SYEN 3330 Digital Systems Chapter 2-8 Page 19 Logic Conventions

SYEN 3330 Digital Systems Chapter 2-8 Page 20 Quine-McCluskey (tabular) method 1. Arrange all minterms in group such that all terms in the same group have the same # of 1’s in their binary representation. 2. Compare every term of the lowest-index group with each term in the successive group. Whenever possible, combine two terms being compared by means of gxi+gxi’=g(xi+xi’)=g. Two terms from adjacent groups are combinable if their binary representation differ by just a single digit in the same position  (from all 1-cube). 3. The process continues until no further combinations are possible. The remaining unchecked terms constitute the set of PI.

SYEN 3330 Digital Systems Chapter 2-8 Page 21 Ex) f(x 1,x 2,x 3,x 4 ) =  (0,1,2,5,6,7,8,9,10,13,15) Using prime implicant chart, we can find essential PI (5,7) (5,13) (6,7) (9,13) (1,5) (1,9) (2,6) (2,10) (8,9) (8,10) (13,15) (7,15)                 (0,1,8,9) (0,2,8,10) (1,5,9,13) (5,7,13,15) (0,1) (0,2) (0,8) x 1,x 2,x 3,x 4 #         (2,6) (6,7) (0,1,8,9) (0,2,8,10) (1,5,9,13) (5,7,13,15)                

SYEN 3330 Digital Systems Chapter 2-8 Page 22 The essential PI’s are (0,2,8,10) and (5,7,13,15). So, f(x 1,x 2,x 3,x 4 ) = (0,2,7,8) + (5,7,13,15) + PI’s Here are 4 different choices (2,6) + (0,1,8,9), (2,6) + (1,5,9,13) (6,7) + (0,1,8,9), or (6,7) + (1,5,9,13) The reduced PI chart A PI p j dominates PI p k iff every minterm covered by p k is also covered by p j. pjpkpjpk m 1 m 2 m 3 m 4      (can remove) Branching method p1p2p3p4p5p1p2p3p4p5 m 1 m 2 m 3 m 4 m 5           If we choose p 1 first, then p 3, p 5 are next. p1p1 p4p4 p3p3 p5p5 p3p3 p2p2 Quine – McCluskey method (no limitation of the # of variables) (2,6) (6,7) (0,1,8,9) (1,5,9,13)    