16 Oct 2006DAQ - Paul Dauncey1 DAQ/Online and the DHCAL Paul Dauncey Overview of existing DAQ/online system H/w requirements for DHCAL S/w requirements.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

17 Sep 2009Paul Dauncey1 US DHCAL integration with CALICE DAQ Paul Dauncey.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
2 October 2003Paul Dauncey1 Paris Summary Part 2 and Status of UK Electronics/DAQ Paul Dauncey Imperial College London, UK.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
9 Sep 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.
2 July 2003Paul Dauncey - DAQ1 Progress on CALICE DAQ Paul Dauncey Imperial College London, UK.
12 Oct 2005DAQ - Paul Dauncey1 DAQ/Online Status Paul Dauncey Imperial College London.
5 Feb 2002Electronics changes1 Possible changes to electronics Paul Dauncey Imperial College Some ideas on iterations to the design: Reduce number of uplinks?
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
2 April 2003Paul Dauncey - CALICE DAQ1 First Ideas For CALICE Beam Test DAQ Paul Dauncey Imperial College London, UK for IC, Manchester, RAL, UCL.
LKr readout: present and future R. Fantechi 30/8/2012.
Data Acquisition Software for CMS HCAL Testbeams Jeremiah Mans Princeton University CHEP2003 San Diego, CA.
7 th March 2007M. Noy. Imperial College London CALICE MAPS DAQ Project Summary.
06/15/2009CALICE TB review RPC DHCAL 1m 3 test software: daq, event building, event display, analysis and simulation Lei Xia.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Reports from DESY Satoru Uozumi (Staying at DESY during Nov 11 – 25) Nov-21 GLDCAL Japan-Korea meeting.
06/03/06Calice TB preparation1 HCAL test beam monitoring - online plots & fast analysis - - what do we want to monitor - how do we want to store & communicate.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
7 Nov 2007Paul Dauncey1 Test results from Imperial Basic tests Source tests Firmware status Jamie Ballin, Paul Dauncey, Anne-Marie Magnan, Matt Noy Imperial.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
18 Jan 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London.
ECFA Sep 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
25 Feb 2005Paul Dauncey1 TB Review: DAQ Paul Dauncey Imperial College London For Imperial, RAL, UCL.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 Parallel - DAQ Status, Emlyn Corrin, 8 Oct 2007 EUDET Annual Meeting, Palaiseau, Paris DAQ Status.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
6 Mar 2006DAQ - Paul Dauncey1 DAQ/Online: readiness for DESY and CERN beam tests Paul Dauncey Imperial College London Update of Orsay talk; concentrate.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
26 September 2003Paul Dauncey - DAQ1 System-wide triggering and DAQ issues Paul Dauncey Imperial College London, UK.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For CALICE-UK electronics group: A. Baird, D. Bowerman, P. Dauncey,
5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Software Engineering Requirements Review June 5, 2002 LBNL Chuck McParland.
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
4 November 2002Paul Dauncey - Electronics1 UK Electronics Status Paul Dauncey Imperial College London.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
5 May 2006Paul Dauncey1 The ILC, CALICE and the ECAL Paul Dauncey Imperial College London.
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
19 Apr 2007DAQ Readiness1 Paul Dauncey. 19 Apr 2007DAQ Readiness2 DAQ hardware layout ? More CRCs New HCAL stage May not be used.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
L1Calo DBs: Status and Plans ● Overview of L1Calo databases ● Present status ● Plans Murrough Landon 20 November 2006.
Technical Review: DAQ/Online
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
BaBar Transition: Computing/Monitoring
Tracker readout, DAQ, C&M and calibration
Calicoes Calice OnlinE System Frédéric Magniette
ECAL Integration / CALICE DAQ task force
Status of n-XYTER read-out chain at GSI
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
UK ECAL Hardware Status
Paul Dauncey With Jamie Ballin and Matt Noy
Presentation transcript:

16 Oct 2006DAQ - Paul Dauncey1 DAQ/Online and the DHCAL Paul Dauncey Overview of existing DAQ/online system H/w requirements for DHCAL S/w requirements for DHCAL

16 Oct 2006DAQ - Paul Dauncey2 Like most DAQ systems, based on a state machine Transitions between states driven by transfer of “records” Records are both dynamical agents and data storage elements Record type tells each node of system which state to go to Record contains data needed by node to complete transition… …and/or stores data generated by node during transition E.g. configurationStart record Tells a node to configure some hardware Contains configuration values to do this Stores the configuration values read back by node as crosscheck Records are simple contiguous arrays in memory Transmitted between PCs using sockets Written to (and read from) “binary” raw data files DAQ overview

16 Oct 2006DAQ - Paul Dauncey3 runStart configurationStart slowReadout acquisitionStart spillStart trigger trigger… spillEnd transferStart event event… transferEnd acquisitionEnd configurationEnd runEnd A run is set of nested levels of transitions Run

16 Oct 2006DAQ - Paul Dauncey4 ECAL very front end (VFE) ASIC Preamp and CR-RC shaper, peaking time ~ 190ns Sample-and-hold for analogue signal, timed for peak No pipeline or buffer Requires Total trigger latency to reach VFE ASIC < 190ns Only one trigger in system at any time Digitisation complete before next trigger allowed, takes ~ 200  s General system requirements Trigger rate ~1kHz during spills (theoretical maximum ~ 5kHz) Buffer 2000 events during spills Overall average event readout rate ~100Hz Handle ~50kBytes/event ~ 5MBytes/s Partitionable for ECAL and HCAL to run separately or together DAQ requirements/constraints

16 Oct 2006DAQ - Paul Dauncey5 DAQ hardware layout Minimum DAQ system

16 Oct 2006DAQ - Paul Dauncey6 “Calice Readout Card”; 9U VME board, 216×8=1728 channels Modified from CMS silicon tracker readout FED board Firmware in FE, BE, VME ECAL readout based on CRC

16 Oct 2006DAQ - Paul Dauncey7 Needs to be able to satisfy general DAQ requirements Trigger at 1kHz Buffer 2000 events Read out event data at average100Hz, including data transfer through hardware Also, must deliver all data for each trigger in order Keep counter of triggers for synchronisation checks; read out at ~kHz Must identify empty events; keep list of trigger timestamps? N.B. There is no FCT system in CALICE All CRCs run independent clocks Trigger rising edge provides system-wide synchronisation DHCAL: Readout requirements

16 Oct 2006DAQ - Paul Dauncey8 How to handle trigger is major issue Could use single CRC (readout TCMT also) Make your own trigger handler CRC trigger handler has several features Oscillator and software trigger S/w programmable AND/OR combinations Spill signal detection Trigger input history ~6  s around trigger Trigger history used to remove events offline If particle a few  s before trigger, significant signal from shaper remains For RPCs, would also need much longer history ~10ms Not clear this can be added to CRC handler DHCAL: Trigger issues

16 Oct 2006DAQ - Paul Dauncey9 Currently use SBS620 VME-PCI bridges HAL interface; easy to use Slow for single word I/O; 10  s overhead per access Not important for block transfer which is major part of ECAL data Wanted to try CAEN 2718 system CMS have moved to these; unclear if better performance Discovered last week; need modified VME firmware which is incompatible with the CALICE BE firmware Not worth major BE firmware upgrade needed as benefit is uncertain If DHCAL will use CRC for trigger (and TCMT readout) Needs a HAL-compatible controller; only choice is SBS620 (or 618) Otherwise major rewrite of CRC-HAL interface class If not using CRC, then free to choose any VME controller VME controller

16 Oct 2006DAQ - Paul Dauncey10 Runs are labelled by runTypes E.g. emcNoise, beamData, ahcLedScan, etc. Each has a version number to select choices, e.g. number of calibration points in scan Together, runType and version determine Number of configurations in run Number of acquisitions in each configuration Number of spills and events in each acquisition No databases are used Too inflexible and lack of widespread knowledge Code requires Any standard C++ compiler on standard Linux PC Installation of ROOT VME interface; we use HAL (from CERN) Software overview

16 Oct 2006DAQ - Paul Dauncey11 Several pieces of code will be needed Interfaces to existing DAQ well-defined Hardware communication and readout New C++ class: DhcReadout.hh New C++ classes: data storage in record Conversion from runType/version/configuration number to configuration setup New C++ class: DhcConfiguration.hh Addition of DHCAL runTypes to central list Modify C++ classes: DaqRunTypes.hh, DaqConfiguration.hh Monitoring and analysis Online and semi-online: scope of work unclear but structure defined Offline analysis and LCIO converter: ditto If implementing trigger, need to do most of the above again DHCAL: Required software

16 Oct 2006DAQ - Paul Dauncey12 Hardware interaction class Gets a record indicating a transition and response appropriately Major records and how to handle them: runStart/End: read all R/O values constant for the run, e.g. serial numbers, firmware versions, cable connector locations, etc. configurationStart: write all R/W values for configurating hardware and read back for crosscheck acquisitionStart: flush all buffers and zero all counters trigger: read all unbuffered data related to the event event: read all buffered data related to the event acquisitionEnd: check for remaining buffered data configurationEnd: read back all R/W values as crosscheck slowReadout: read “slow” data; e.g. temperatures, voltages, currents, etc. Ideally, every byte accessible in hardware appears somewhere in the above list! DhcReadout

16 Oct 2006DAQ - Paul Dauncey13 Converts between runType, version and configuration number… …and DHCAL configuration values Resulting values written into the record No direct interaction with hardware DhcReadout only uses values it reads from record later Ensures complete configuration always recorded for offline use Actual implementation is arbitrary ECAL is mainly a large switch statement in code AHCAL has flat files which it reads in Offline only resulting values in record are visible DhcConfiguration

16 Oct 2006DAQ - Paul Dauncey14 System designed to be easy to split Run ECAL and DHCAL independently standalone Run both synchronised as one system Use same DHCAL code for both Simply start different programs for each case DHCAL debugging done on separate PC before ECAL arrives First step; simple standalone program to drive DhcReadout Partitioning

16 Oct 2006DAQ - Paul Dauncey15 The main issue to decide on is how to handle the trigger May constrain the VME controller choice Amount of software needed is not huge Main part can be written independently of the main DAQ I will be available (at least remotely) to help get it going We have four running DAQ systems DESY, CERN, NIU, UCL Adding a fifth should not be a big problem… …although the new hardware will be the biggest difference Summary