Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.

Slides:



Advertisements
Similar presentations
ELEC 301 Volkan Kursun Design Metrics ECE555 - Volkan Kursun
Advertisements

Amplifying Signals Breadboarding: from a diagram to an actual working amplifier.
COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.
Operational Amplifiers
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
UNIT 4 BASIC CIRCUIT DESIGN CONCEPTS
Chapter 13 Transmission Lines
Engineers in Training Day 2 Developed by Shodor and Michael Woody.
PCB Design for 1 Gbps ECE 4006 Dr Brooke. Overview What signals are being routed? How can you route those signals? How to apply routing to PCB? PCB design.
Electric Guitar Controls D. Hunt Southern Wells Jr-Sr High School
Digital Integrated Circuits© Prentice Hall 1995 Interconnect COPING WITH INTERCONNECT.
Distributed constants Lumped constants are inadequate models of extended circuit elements at high frequency. Examples are telephone lines, guitar strings,
EECS150 Fall 2000 Lab6 - Nasty Realities by Sammy Sy Don’t let the title scare you. Even though the final project might be nasty, this lab is not.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Lecture #25a OUTLINE Interconnect modeling
Lecture 23 Performance, Slide 1EECS40, Fall 2004Prof. White Lecture #23 Performance OUTLINE Timing diagrams (from Lecture 22) Delay analysis (from Lecture.
Lecture 24: Interconnect parasitics
Microwave Interference Effects on Device,
Digital Integrated Circuits A Design Perspective
Operational Amplifiers
Microcomputer Buses Outline –What is a Bus? –Interfaces –Open Collector Buses –Tristate Buses –Bus Contention –Transmission Lines Goal –Understand bus.
S. RossEECS 40 Spring 2003 Lecture 24 Today we will Review charging of output capacitance (origin of gate delay) Calculate output capacitance Discuss fan-out.
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 Terminations Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
Revised: Aug 1, EE4390 Microprocessors Lessons 29, 30 Welcome to the Real World!
Lecture 2 Most basic facts from Electricity needed for understanding telecommunications Local transmission lines in the telephone system Decibels Signals.
Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.
RF Signal Cables W. Udo Schröder, 2011 Principles Meas/Electronics 2 RG59/U coaxial cable (BNC) Stiffer than RG58 75 Ohm impedance Dual shielded cable:
PCB Layout Introduction
Lecture 2 1 Computer Elements Transistors (computing) –How can they be connected to do something useful? –How do we evaluate how fast a logic block is?
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
PCB Layout Introduction
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
4. Combinational Logic Networks Layout Design Methods 4. 2
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
Chapter 4: Secs ; Chapter 5: pp
Inductance Screening and Inductance Matrix Sparsification 1.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
1.  Transmission lines or T-lines are used to guide propagation of EM waves at high frequencies.  Distances between devices are separated by much larger.
1 E n v i r o n m e n t 1 5. SOURCES OF ERRORS the environment, Measuring errors can occur due to the undesirable interaction between the measurement system.
Chapter 2. High-speed properties of logic gates.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
CMOS OUTLINE » Fan-out » Propagation delay » CMOS power consumption.
Lab 3 Slide 1 PYKC 19 May 2016 EA1.3 - Electronics Laboratory Experiment 3 Operational Amplifiers Peter Cheung Department of Electrical & Electronic Engineering.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Electric Guitar Controls
Potential and Current Control
How does a signal go through the cable
An {image} series circuit has {image} , {image} , and {image}
Open book, open notes, bring a calculator
I made an impedance matching circuit but forgot which impedance was originally matched. Find the unknown load impedance. What is the impedance that the.
Inductance Screening and Inductance Matrix Sparsification
5.3. Noise characteristics
SAS-3 12G Connector Drive Power Pin Configuration
Terminations Chris Allen
Presentation transcript:

Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang

Topics Capacitive loading vs. Propagation delay Reflection vs. Termination Capacitive coupling

Ideal vs. Reality Ideal Reality

Components (1) Figure 1a Breadboard connections Breadboard Connected underneath with metal contacts Know how to make parallel resistors

Components (2) Figure 1b Ribbon cable DIP plug Ribbon Cable with 16-pin Dip connector

Components (3) Resistors and Capacitors Lab handout has some examples of how to identify a resistor and a capacitor Example: red-black-brown = 200 ohm (red=2, black=0, brown=1)

Components (4) 74F04PC hex inverter chip It has 6 inverters in it Don’t forget to ground pin 7 and connect pin 14 to Vdd Figure 2b 74F04PC hex inverter pinouts

Propagation delay (1) What is it??? It is defined to be the time between the 50% transition points of the input and output

Propagation delay (2) T pLH and T pHL together define the total propagation delay T p = (T pLH + T pHL ) / 2 What causes the delay???

Capacitive Loading Treat capacitor as a water bucket The bigger the capacitor, the bigger the bucket Treat inverter as a faucet Filling the bucket takes time

Capacitive Loading vs. Propagation Delay Bigger fanout means lumping more capacitors at the output and thus longer time to fully charge up the capacitor

Ring Oscillator An odd number of inverters in a circular chain No stable operation point exists; thus oscillates Oscillates with a period T = 2 * T p * N In the lab, you will see that the frequency is dependent on the capacitive load at the output of the inverter Figure 2a 5-stage ring oscillator

Transmission Line (1) Figure 3 More realistic model of a wire A more realistic and accurate model of a wire is with inductance, resistance, and capacitance As the wire gets longer, the effect can dominate the speed of the signal

Transmission Line (2) First major problem is that signals with high frequencies might get smeared out Second major problem is that signals might reflect back and forth on the wire, taking a long time to settle down to a definite value

Termination Wire has a characteristic impedance Your job is to match that impedance at the end of the wire Example: If the ribbon cable has a characteristic impedance of 100 ohms, then you should have 100 ohms at the output end of the cable

Capacitive Coupling Figure 4 Capacitive Coupling In between two wires, there is always capacitive coupling which introduces an interference called cross-talk We need to eliminate the cross-talk

Shielding Shield the wires with either Gnd or Vdd

Note In this lab, you will not need to use Xilinx The lab is really easy and so you should spend more time studying for the midterm