Development of Final Year projects Group Members: Prof. Suman David, Prof. Mathivanan, Prof. S.N. Bhat, Kalpana Bhat, Prof.Manu T.M, Prof. Kishore Kumar.

Slides:

Advertisements

Similar presentations

ADSP Lecture2 - Unfolding VLSI Signal Processing Lecture 2 Unfolding Transformation.

Advertisements

Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.

Final Project Overall Design Presented By: Akram Ahmed Date: 19 November 2014 CMPE 691: Digital Signal Processing Hardware Implementation.

1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,

Distributed Arithmetic

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.

MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.

EE435 Final Project: 9-Bit SAR ADC

SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.

Introduction of Analog to Digital Converter YZU EE VLSI Lab 3524 Yan-Chu Chou.

Mixed-Signal System Design and Modeling ©2001 Eric Swanson Lecture 6 Fall Semester 2002.

18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

NSoC 3DG Paper & Progress Report

D SP InputDigital Processing Output Algorithms Typical approach to DASP systems development Algorithms are in the focus at development of any digital signal.

DFT Filter Banks Steven Liddell Prof. Justin Jonas.

CSE466 Autumn ‘00- 1 System Functional Requirements  Children’s toy…comes with PC software. Child plays notes on the screen and the device makes corresponding.

FIR Tap Filter Optimization CE222 Final Project Spring 2003 S oleste H ilberg N icole S tarr.

Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:

1 San Jose State University Department of Electrical Engineering EE 166 Project Spring 2003 Phase Frequency Detector (PFD) Prof. David Parent Group Members:Marcella.

Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.

S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

The Technion Israeli Institute of Technology Intel Inc. A cooperation of:

On Chip Nonlinear Digital Compensation for RF Receiver Karen M. G. V. Gettings, Andrew K. Bolstad, Show-Yah Stuart Chen, Benjamin A. Miller and Michael.

Minimum Systems and the PIC 16F84A Chapter Two Dr. Gheith Abandah1.

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

IIT Bombay AIM , IIT Bombay, 27 June ’03 1 Online Monitoring of Dissipation Factor Dayashankar Dubey (MTech) Suhas P. Solanki,

High Speed, Low Power FIR Digital Filter Implementation Presented by, Praveen Dongara and Rahul Bhasin.

Filters and Delta Sigma Converters

A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak.

Technical Training. 1 Configuration: 2558 Analog Input Module 1. Select voltage or current input mode for each channel 3. Select digital filtering, offset.

ISAT 300 Computer-Based Instrumentation (part 2) Sampling and A/D Converters 11/14/01.

Introduction to CMOS VLSI Design Lecture 22: Case Study: Intel Processors David Harris Harvey Mudd College Spring 2004.

Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,

CSE 598A Project Proposal James Yockey

Communication and Signal Processing. Dr. Y.C. Jenq 2. Digital Signal Processing Y. C. Jenq, "A New Implementation Algorithm.

A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring

V. Rouillard  Introduction to measurement and statistical analysis DIGITAL SAMPLING - DIGITISATION Digital sampling is mainly used in data acquisition.

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

LIST OF EXPERIMENTS USING TMS320C5X Study of various addressing modes of DSP using simple programming examples Sampling of input signal and display Implementation.

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

1 Data-Converter Circuits A/D and D/A Chapter 9 1.

Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.

ADC – FIR Filter – DAC KEVIN COOLEY. Overview  Components  Schematic  Hardware Design Considerations  Digital Filters/FPGA Design Tools  Questions.

Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.

Analog to Digital Converters

Low Power, High-Throughput AD Converters

1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.

Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.

0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.

Product Overview 박 유 진박 유 진.  Nordic Semiconductor ASA(Norway 1983)  Ultra Low Power Wireless Communication System Solution  Short Range Radio Communication(20.

RT 2009, 15 th May 2009 Pulse Pile-up Recovery Using Model-Based Signal Processing. Paul. A.B. Scoullar, Southern Innovation, Australia. Prof. Rob J. Evans.

Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.

Low Power, High-Throughput AD Converters

The Equations of Motion Euler angle rate equations:

Interactive LED Staircase Modules Group 38 Mike Udelhofen ECE 445 April 26, 2012.

Quiz: Aliasing and Anti-aliasing Filters TIPL TI Precision Labs – ADCs

Communications Design Review

The open loop gain of this op-amp is 105 and the bandwidth is 10 Hz

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

A Software Defined Radio for the Masses, Part 4

Design for Simple Spiking Neuron Model

VLSI Programming 2IMN35 Lab 1 Questionnaire

Digital Signal Processing

Pingli Huang and Yun Chiu

Dayashankar Dubey (MTech)

Presentation transcript:

Development of Final Year projects Group Members: Prof. Suman David, Prof. Mathivanan, Prof. S.N. Bhat, Kalpana Bhat, Prof.Manu T.M, Prof. Kishore Kumar

List of projects: 1.VLSI Implementation of MAC. 2.VLSI Implementation Digital FIR filter 3.Implementation of CAN Protocol 4.Low Voltage Lower Power 10 Bit Pipeline ADC

1.Low Voltage Lower Power 10 Bit Pipeline ADC Specification: Resolution (10 bit) Sampling Frequency : 20 Mz VDD: 1.5V or 3.3 v Tech: 0.13µ Input Voltage range <1v PSNR : >50db

2. VLSI Implementation of MAC Specification: Data Size: Input(32X32),Output(64+8(Guard Bit)). Frequency of operation: 100 Mhz, Single Cycle Execution. Technology: 0.18µ CMOS. Vdd : 3.3V

Possible Projects which you would like to add:.