CSE 370 – Winter 2002 – Logic minimization - 1 Overview zLast lecture yExamples of Karnaugh maps, including Don’t cares zToday yDesign Examples yPrime.

Slides:



Advertisements
Similar presentations
ENGIN112 L9: More Karnaugh Maps September 22, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 9 More Karnaugh Maps and Don’t Cares.
Advertisements

ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
III - Working with Combinational Logic © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Working with combinational logic Simplification  two-level.
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
بهينه سازي با نقشة کارنو
CS Fall 2005 – Lec #2: Combinational Logic - 1 Combinational Logic (mostly review!) zLogic functions, truth tables, and switches yNOT, AND, OR, NAND,
Chapter 3 Simplification of Switching Functions
Give qualifications of instructors: DAP
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Computer Engineering (Logic Circuits) (Karnaugh Map)
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
CS Spring Combinational Logic - 1 Combinational logic zLogic functions, truth tables, and switches yNOT, AND, OR, NAND, NOR, XOR,... yMinimal.
Simplifying Boolean Expressions Using K-Map Method
Overview of Chapter 3 °K-maps: an alternate approach to representing Boolean functions °K-map representation can be used to minimize Boolean functions.
Digital Electronics Tutorial: Combinational Logic Design Examples
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
CT455: Computer Organization K-Map
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
9/16/04UCB EECS150 D. Culler Fa04 1 EECS Components and Design Techniques for Digital Systems Lec 06 – Minimizing Boolean Logic 9/16-04 David Culler.
Optimization Algorithm
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
ES 244: Digital Logic Design Chapter 3 Chapter 3: Karnaugh Maps Uchechukwu Ofoegbu Temple University.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
2-1 Introduction Gate Logic: Two-Level Simplification Design Example: Two Bit Comparator Block Diagram and Truth Table A 4-Variable K-map for each of the.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Computer Engineering (Logic Circuits) (Karnaugh Map)
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
1 Chapter 3 working with combinational logic. 2 Working with combinational logic Simplification  two-level simplification  exploiting don’t cares 
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
Key Observation Adjacencies in the K-Map
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
Lecture 4: Four Input K-Maps CSE 140: Components and Design Techniques for Digital Systems CK Cheng Dept. of Computer Science and Engineering University.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect10: Two-level Logic Minimization.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
1 CSE370, Lecture 8 Lecture 8 u Logistics n Midterm 1 week from today in class. Closed book/closed notes n Sample midterm linked in on calendar n Review.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 CSE370, Lecture 7 Lecture 9 u Logistics n HW3 posted, due on Friday n Lab3 this week u Last lecture n Verilog u Last last lecture n K-maps examples n.
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
CS 352 Introduction to Logic Design
Optimized Implementation of Logic Function
CSE 140 : Components and Design Techniques for Digital Systems
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
CSE 370 – Winter 2002 – Logic minimization - 1
Optimized Implementation of Logic Function
Spring Combinational Logic - 1
COE 202: Digital Logic Design Combinational Logic Part 3
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
CSE 140 Lecture 4 Combinational Logic: K-Map
Laws & Rules of Boolean Algebra
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 331 – Digital System Design
Computer Architecture
Presentation transcript:

CSE 370 – Winter 2002 – Logic minimization - 1 Overview zLast lecture yExamples of Karnaugh maps, including Don’t cares zToday yDesign Examples yPrime implicants and implicants

CSE 370 – Winter 2002 – Logic minimization - 2 we'll need a 4-variable Karnaugh map for each of the 3 output functions Design example: two-bit comparator block diagram LT EQ GT A B C D A B C D N1 N2 ABCDLTEQGT and truth table

CSE 370 – Winter 2002 – Logic minimization - 3 A' B' D + A' C + B' C D B C' D' + A C' + A B D' LT= EQ= GT= K-map for EQK-map for LTK-map for GT Design example: two-bit comparator (cont’d) D A B C D A B C D A B C = (A xnor C) (B xnor D) LT and GT are similar (flip A/C and B/D) A' B' C' D' + A' B C' D + A B C D + A B' C D’

CSE 370 – Winter 2002 – Logic minimization - 4 two alternative implementations of EQ with and without XNOR XNOR is implemented with at least 3 simple gates Design example: two-bit comparator (cont’d)

CSE 370 – Winter 2002 – Logic minimization - 5 block diagram and truth table 4-variable K-map for each of the 4 output functions A2A1B2B1P8P4P2P Design example: 2x2-bit multiplier P1 P2 P4 P8 A1 A2 B1 B2

CSE 370 – Winter 2002 – Logic minimization - 6 K-map for P8 K-map for P4 K-map for P2K-map for P1 Design example: 2x2-bit multiplier (cont’d) B1 A A1 B B1 A A1 B B1 A A1 B B1 A A1 B2 P8 = A2A1B2B1 P4= A2B2B1' + A2A1'B2 P2= A2'A1B2 + A1B2B1' + A2B2'B1 + A2A1'B1 P1= A1B1 Do we really need it?

CSE 370 – Winter 2002 – Logic minimization - 7 I8I4I2I1O8O4O2O XXXX 1011XXXX 1100XXXX 1101XXXX 1110XXXX 1111XXXX block diagram and truth table 4-variable K-map for each of the 4 output functions O1 O2 O4 O8 I1 I2 I4 I8 Design example: BCD increment by 1

CSE 370 – Winter 2002 – Logic minimization - 8 O8 = I4 I2 I1 + I8 I1' O4 = I4 I2' + I4 I1' + I4’ I2 I1 O2 = I8’ I2’ I1 + I2 I1' O1 = I1' O8 O4 O2 O1 Design example: BCD increment by 1 (cont’d) 00 X1X0X1X0 I1 I XX I4 I2 01 X0X0X0X0 I1 I801 XX I4 I X0X0X0X0 I1 I XX I4 I2 10 X1X0X1X0 I1 I801 XX I4 I2

CSE 370 – Winter 2002 – Logic minimization - 9 Definition of terms for two-level simplification zImplicant ysingle element of ON-set or DC-set or any group of these elements that can be combined to form a subcube zPrime implicant yimplicant that can't be combined with another to form a larger subcube zEssential prime implicant yprime implicant is essential if it alone covers an element of ON-set ywill participate in ALL possible covers of the ON-set yDC-set used to form prime implicants but not to make implicant essential zObjective: ygrow implicant into prime implicants (minimize literals per term) ycover the ON-set with as few prime implicants as possible (minimize number of product terms)

CSE 370 – Winter 2002 – Logic minimization X110X D A B C 5 prime implicants: BD, ABC', ACD, A'BC, A'C'D Examples to illustrate terms D A B C 6 prime implicants: A'B'D, BC', AC, A'C'D, AB, B'CD minimum cover: AC + BC' + A'B'D essential minimum cover: 4 essential implicants essential

CSE 370 – Winter 2002 – Logic minimization - 11 Algorithm for two-level simplification zAlgorithm: minimum sum-of-products expression from a Karnaugh map yStep 1: choose an element of the ON-set yStep 2: find "maximal" groupings of 1s and Xs adjacent to that element xconsider top/bottom row, left/right column, and corner adjacencies xthis forms prime implicants (number of elements always a power of 2) yRepeat Steps 1 and 2 to find all prime implicants yStep 3: revisit the 1s in the K-map xif covered by single prime implicant, it is essential, and participates in final cover x1s covered by essential prime implicant do not need to be revisited yStep 4: if there remain 1s not covered by essential prime implicants xselect the smallest number of prime implicants that cover the remaining 1s

CSE 370 – Winter 2002 – Logic minimization - 12 X101X D A 0X010X01 X001X001 B C 3 primes around AB'C'D' Algorithm for two-level simplification (example) X101X D A 0X010X01 X001X001 B C 2 primes around A'BC'D' X101X D A 0X010X01 X001X001 B C 2 primes around ABC'D X101X D A 0X010X01 X001X001 B C minimum cover (3 primes) X101X D A 0X010X01 X001X001 B C X101X D A 0X010X01 X001X001 B C 2 essential primes X101X D A 0X010X01 X001X001 B C

CSE 370 – Winter 2002 – Logic minimization - 13 Combinational logic summary zLogic functions, truth tables, and switches yNOT, AND, OR, NAND, NOR, XOR,..., minimal set zAxioms and theorems of Boolean algebra yproofs by re-writing and perfect induction zGate logic ynetworks of Boolean functions and their time behavior zCanonical forms ytwo-level and incompletely specified functions zSimplification ytwo-level simplification zLater yautomation of simplification ymulti-level logic ydesign case studies ytime behavior