ECE 667 Synthesis & Verification - Boolean Functions 1 ECE 667 Spring 2013 ECE 667 Spring 2013 Synthesis and Verification of Digital Circuits Boolean Functions.

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Boolean Functions and Circuits.
Representing Boolean Functions for Symbolic Model Checking Supratik Chakraborty IIT Bombay.
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Logical Systems Synthesis.
ECE Synthesis & Verification - L271 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Model Checking basics.
Chapter 2 Logic Circuits.
ECE 667 Synthesis & Verification - SAT 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Boolean SAT CNF Representation Slides adopted (with.
ECE Synthesis & Verification 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits Introduction to Logic Synthesis.
ECE 667 Synthesis and Verification of Digital Systems
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Logic Gate Level Part 2. Constructing Boolean expression from truth table First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result.
ECE Synthesis & Verification - Lecture 8 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits Introduction.
DATE-2002TED1 Taylor Expansion Diagrams: A Compact Canonical Representation for Symbolic Verification M. Ciesielski, P. Kalla, Z. Zeng B. Rouzeyre Electrical.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
ECE Synthesis & Verification - Lecture 18 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Word-level.
Boolean Functions and their Representations
ECE Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits Boolean.
ECE Synthesis & Verification - Lecture 9b 1 ECE 697B (667) Fall 2004 ECE 697B (667) Fall 2004 Synthesis and Verification of Digital Systems Boolean.
Taylor Expansion Diagrams (TED): Verification EC667: Synthesis and Verification of Digital Systems Spring 2011 Presented by: Sudhan.
ECE Synthesis & Verification - Lecture 10 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Binary.
 2001 CiesielskiBDD Tutorial1 Decision Diagrams Maciej Ciesielski Electrical & Computer Engineering University of Massachusetts, Amherst, USA
ECE 667 Synthesis & Verification - BDD 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Binary Decision Diagrams (BDD)
ECE 667 Synthesis and Verification of Digital Systems
CS150 Newton5.2.1 Outline mLast time: ÜImplementation of logic functions: TTL, CMOS ÜDelay models: Transition time, propagation delay ÜHazards and "Glitches"
By Tariq Bashir Ahmad Taylor Expansion Diagrams (TED) Adapted from the paper M. Ciesielski, P. Kalla, Z. Zeng, B. Rouzeyre,”Taylor Expansion Diagrams:
Propositional Calculus Math Foundations of Computer Science.
Chapter 2: Boolean Algebra and Logic Functions
ECE 667 Synthesis and Verification of Digital Systems
ECE Synthesis & Verification - Lecture 8 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Systems Multi-level.
Digitaalsüsteemide verifitseerimise kursus1 Formal verification: BDD BDDs applied in equivalence checking.
Boolean Algebra and Digital Circuits
ECE 331 – Digital System Design
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
R. Johnsonbaugh Discrete Mathematics 5 th edition, 2001 Chapter 9 Boolean Algebras and Combinatorial Circuits.
BDDs1 Binary Tree Representation The recursive Shannon expansion corresponds to a binary tree Example: Each path from the root to a leaf corresponds to.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
Boolean Functions 1 ECE 667 ECE 667 Synthesis and Verification of Digital Circuits Boolean Functions Basics Maciej Ciesielski Univ.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect10: Two-level Logic Minimization.
ECE DIGITAL LOGIC LECTURE 6: BOOLEAN ALGEBRA Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2016, 02/01/2016.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
Binary Decision Diagrams Prof. Shobha Vasudevan ECE, UIUC ECE 462.
NP-Completeness (2) NP-Completeness Graphs 4/13/2018 5:22 AM x x x x x
Lecture 3: Incompletely Specified Functions and K Maps
Logic Gates and Boolean Algebra
Chapter 2: Boolean Algebra and Logic Functions
NP-Completeness (2) NP-Completeness Graphs 7/23/ :02 PM x x x x
NP-Completeness (2) NP-Completeness Graphs 7/23/ :02 PM x x x x
CHAPTER 1 : INTRODUCTION
Princess Sumaya University
ECE 331 – Digital System Design
Faster Logic Manipulation for Large Designs
ECE 667 Synthesis and Verification of Digital Systems
Propositional Calculus: Boolean Algebra and Simplification
Lecture 3: Incompletely Specified Functions and K Maps
NP-Completeness (2) NP-Completeness Graphs 11/23/2018 2:12 PM x x x x
Faster Logic Manipulation for Large Designs
Alan Mishchenko University of California, Berkeley
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
Chapter 2 Introduction to Logic Circuits
A logic function f in n inputs x1, x2, ...xn and
Technology Mapping I based on tree covering
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
A logic function f in n inputs x1, x2, ...xn and
NP-Completeness (2) NP-Completeness Graphs 7/9/2019 6:12 AM x x x x x
Presentation transcript:

ECE 667 Synthesis & Verification - Boolean Functions 1 ECE 667 Spring 2013 ECE 667 Spring 2013 Synthesis and Verification of Digital Circuits Boolean Functions and their Representations Slides adopted (with permission) from A. Kuehlmann, UC Berkeley 2003

ECE 667 Synthesis & Verification - Boolean Functions 2 The Boolean Space B n B = { 0,1}, B 2 = {0,1} X {0,1} = {00, 01, 10, 11} B0B0B0B0 B1B1B1B1 B2B2B2B2 Karnaugh Maps:Boolean Cubes: B3B3B3B3 B4B4B4B4

ECE 667 Synthesis & Verification - Boolean Functions 3 Boolean Functions x2x2 x1x1

ECE 667 Synthesis & Verification - Boolean Functions 4 Boolean Functions Literal x 1 represents the logic function f, where f = {x| x 1 = 1} Literal x 1 represents the logic function g where g = {x| x 1 = 0} x1x1 x3x3 x2x2 f = x 1 x1x1 x2x2 x3x3 Notation: x’ = x

ECE 667 Synthesis & Verification - Boolean Functions 5 Set of Boolean Functions There are 2 n vertices in input space B n There are 2 2 n distinct logic functions. – –Each subset of vertices is a distinct logic function: f  B n x 1 x 2 x  x1x1 x2x2 x3x3 Truth Table or Function Table :

ECE 667 Synthesis & Verification - Boolean Functions 6 Boolean Operations - AND, OR, COMPLEMENT Given two Boolean functions : f : B n  B g : B n  B AND operation f  g = {x | f(x)=1  g(x)=1} The OR operation f  g = {x | f(x)=1  g(x)=1} The COMPLEMENT operation (^f or f’ ) f’ = {x | f(x) = 0}

ECE 667 Synthesis & Verification - Boolean Functions 7 Cofactor and Quantification Given a Boolean function: f : B n  B, with the input variables (x 1,x 2,…,x i,…,x n ) Positive Cofactor of function f w.r.t variable x i f xi = {x | f(x 1,x 2,…,1,…,x n )=1} Negative Cofactor of f w.r.t variable x i f xi’ = {x | f(x 1,x 2,…,0,…,x n )=1} Existential Quantification of function f w.r.t variable x i,  x i f = {x | f(x 1,x 2,…,0,…,x n )=1  f(x 1,x 2,…,1,…,x n )=1} Universal Quantification of function f w.r.t variable x i,  x i f = {x | f(x 1,x 2,…,0,…,x n )=1  f(x 1,x 2,…,1,…,x n )=1}

ECE 667 Synthesis & Verification - Boolean Functions 8 Representations of Boolean Functions We need representations for Boolean Functions for two reasons: – –to represent and manipulate the actual circuit we are “synthesizing” – –as mechanism to do efficient Boolean reasoning Forms to represent Boolean Functions – –Truth table – –List of cubes: Sum of Products, Disjunctive Normal Form (DNF) – –List of conjuncts: Product of Sums, Conjunctive Normal Form (CNF) – –Boolean formula – –Binary Decision Tree, Binary Decision Diagram – –Circuit (network of Boolean primitives) Canonicity – which forms are canonical?

ECE 667 Synthesis & Verification - Boolean Functions 9 Truth Table Truth table (Function Table): The truth table of a function f : B n  B is a tabulation of its values at each of the 2 n vertices of B n. (all mintems) Example: f = a’b’c’d + a’b’cd + a’bc’d + ab’c’d + ab’cd + abc’d + abcd’ + abcd (Notation for complement: a’ = a ) The truth table representation is - intractable for large n - canonical Canonical means that if two functions are the same, then the canonical representations of each are isomorphic (identical). abcd f

ECE 667 Synthesis & Verification - Boolean Functions 10 Boolean Formula A Boolean formula is defined as an expression with the following syntax: formula ::= ‘(‘ formula ‘)’ | |formula “+” formula(OR operator) |formula “  ” formula(AND operator) | ^ formula(complement) Example: f = (x 1  x 2 ) + (x 3 ) + ^^(x 4  (^x 1 )) typically the “  ” is omitted and the ‘(‘ and ‘^’ are simply reduced by priority, e.g. f = x 1 x 2 + x 3 + x 4 ^x 1

ECE 667 Synthesis & Verification - Boolean Functions 11 Cubes A cube is defined as the product (AND) of a set of literal functions (“conjunction” of literals). Example: C = x 1 x’ 2 x 3 represents the following function f = (x 1 =1)(x 2 =0)(x 3 =1) x1x1 x2x2 x3x3 c = x 1 x1x1 x2x2 x3x3 f = x 1 x 2 x1x1 x2x2 x3x3 f = x 1 x 2 x 3

ECE 667 Synthesis & Verification - Boolean Functions 12 Cubes If C  f, C a cube, then C is an implicant of f. If C  B n, and C has k literals, then |C| covers 2 n-k vertices. Example: C = xy  B 3 k = 2, n = 3 => |C| = 2 = C = {100, 101} In an n-dimensional Boolean space B n, an implicant with n literals is a minterm.

ECE 667 Synthesis & Verification - Boolean Functions 13 List of Cubes - Cover Sum of Products (SOP) A function can be represented by a sum of cubes (products): f = ab + ac + bc Since each cube is a product of literals, this is a “sum of products” (SOP) representation A SOP can be thought of as a set of cubes F F = {ab, ac, bc} A set of cubes that represents f is called a cover of f. Sets: F 1 ={ab, ac, bc} and F 2 ={abc, a’bc, ab’c, abc’} are some of possible covers of Boolean function f = ab + ac + bc.

ECE 667 Synthesis & Verification - Boolean Functions 14 Binary Decision Diagram (BDD) f = ab+a’c+a’bd 1 0 c a bb cc d 0 1 c+bd b root node c+d d Graph representation of a Boolean function - vertices represent decision nodes for variables - two children represent the two subfunctions f(x = 0) and f(x = 1) (cofactors) - restrictions on ordering and reduction rules can make a BDD representation canonical - function is evaluated as sum of paths from root to constant node 1 - paths form disjoint cubes.

ECE 667 Synthesis & Verification - Boolean Functions 15 Boolean Networks Used for two main purposes – –as representation for Boolean reasoning engine – –as target structure for logic implementation which gets restructured in a series of logic synthesis steps until result is acceptable Efficient representation for most Boolean problems – –memory complexity is same as the size of circuits we are actually building Close to input representation and output representation in logic synthesis

ECE 667 Synthesis & Verification - Boolean Functions 16 Definitions – Boolean Network Definition: A Boolean network is a directed graph C(G,N) where G are the gates and N  G  G is the set of directed edges (nets) connecting the gates. Some of the vertices are designated: Inputs: I  G Outputs: O  G, I  O =  Each node g is assigned a Boolean function f g which computes the output of the gate in terms of its inputs.

ECE 667 Synthesis & Verification - Boolean Functions 17 Definitions – fanin, fanout, support The (immediate) fanin FI(g) of a gate g are all predecessor vertices of g: FI(g) = {g’ | (g’,g)  N} The transitive fanin FI T (g) is defined as follows: if a  FI(b) and b  FI(c) then a  FI T (c) The fanout FO(g) of a gate g are all successor vertices of g: FO(g) = {g’ | (g,g’)  N} The transitive fanout is defined similarly The cone CONE(g) of a gate g is the transitive fanin of g and g itself. The support SUPPORT(g) of a gate g are all inputs in its cone: SUPPORT(g) = CONE(g)  I

ECE 667 Synthesis & Verification - Boolean Functions 18 Example – Boolean Network I O FI(6) = {2,4} FO(6) = {7,9} CONE(6) = {1,2,4,6} SUPPORT(6) = {1,2} Nodes = logic functions of arbitrary complexity

ECE 667 Synthesis & Verification - Boolean Functions 19 Boolean Network Representations Vertices can have arbitrary number of inputs and outputs – –typically single-output functions are used Vertices can represent any Boolean function stored in different ways, such as: – –other circuits (hierarchical representation) – –truth tables or cube representation – –Boolean expressions read from a library description – –BDDs, AIGs, etc. Data structure allow very general mechanisms for insertion and deletion of vertices, pins (connections to vertices), and nets

ECE 667 Synthesis & Verification - Boolean Functions 20 AND-INVERTER Circuits Base data structure uses two-input AND function for vertices and INVERTER attributes at the edges (individual bit) – –use De’Morgan’s law to convert OR operation etc. Hash table to identify and reuse structurally isomorphic circuits f g g f Means complement

ECE 667 Synthesis & Verification - Boolean Functions 21 Data Representation Vertex : – –pointers (integer indices) to left and right child and fanout vertices – –collision chain pointer – –other data Edge: – –pointer or index into array – –one bit to represent inversion Global hash table holds each vertex to identify isomorphic structures Garbage collection to regularly free un-referenced vertices

ECE 667 Synthesis & Verification - Boolean Functions 22 Data Representation 0456 left right next fanout 1345 … … … …. 0 1 hash value left pointer right pointer next in collision chain array of fanout pointers complement bits Constant One Vertex zero one Hash Table 0456 left right next fanout 0 0