EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.

Slides:



Advertisements
Similar presentations
Sputtering Eyal Ginsburg WW49/00.
Advertisements

Sputtering Eyal Ginsburg WW46/02.
BEOL Al & Cu.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
CMOS Fabrication EMT 251.
Derek Wright Monday, March 7th, 2005
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Chapter 2 Modern CMOS technology
Section 3: Etching Jaeger Chapter 2 Reader.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
ITRS 2003 Front End Processing Challenges David J. Mountain *Gate Stack Leff Control *Memory Cells Dopant Control Contacts *Starting Material FEP Grand.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
Metal-semiconductor (MS) junctions
EE143 –Ali JaveySlide 10-1 Section 10: Layout. EE143 –Ali Javey Layout Design Rules (1) Absolute-Value Design Rules * Use absolute distances (2) -based.
Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,
Spring 2007EE130 Lecture 13, Slide 1 Lecture #13 ANNOUNCEMENTS Quiz #2 next Friday (2/23) will cover the following: – carrier action (drift, diffusion,
Spring 2007EE130 Lecture 10, Slide 1 Lecture #10 OUTLINE Poisson’s Equation Work function Metal-Semiconductor Contacts – equilibrium energy-band diagram.
Deviations from simple theory and metal-semiconductor junctions
Section 4: Diffusion part 2
MatE/EE 1671 EE/MatE 167 Diode Review. MatE/EE 1672 Topics to be covered Energy Band Diagrams V built-in Ideal diode equation –Ideality Factor –RS Breakdown.
Applications: CO Gas Sensor
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
Device Fabrication Example
EE143 – Ali Javey Section 5: Thin Film Deposition Part 2: Chemical Methods Jaeger Chapter 6.
Surface micromachining
Film Deposition in IC Fabrication
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Lecture 12.0 Deposition. Materials Deposited Dielectrics –SiO2, BSG Metals –W, Cu, Al Semiconductors –Poly silicon (doped) Barrier Layers –Nitrides (TaN,
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Chapter 3 Solid-State Diodes and Diode Circuits
Integrated Circuit Devices Professor Ali Javey Summer 2009 MS Junctions Reading: Chapter14.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Lecture 7.0 Device Physics. Electronic Devices Passive Components Resistance (real #) –Conductor –Resistor –Battery Active Components Reactance (Imaginary.
Chapter Intrinsic: -- case for pure Si -- # electrons = # holes (n = p) Extrinsic: -- electrical behavior is determined by presence of impurities.
Dielectrics • Dielectrics electrically and
ENE 311 Lecture 9.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Physical Metallurgy 25 th Lecture MS&E 410 D.Ast
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
CHAPTER ONE SEMICONDUCTORS Copyright, 2006 © Ahmed S. Bouazzi 2e A G.I. Module Energie Solaire المدرسة الوطنية للمهندسين بتونس.
Chapter13 :Metallization
The Sixth International Workshop on Junction Technology (IWJT), May 15-16, 2006, Shanghai, China. Stack-layered metals AuSiNi ohmic contact to n-InP Wen-Chang.
Metallization materials should: physically it must:
1 Semiconductor Devices  Metal-semiconductor junction  Rectifier (Schottky contact or Schottky barrier)  Ohmic contact  p – n rectifier  Zener diode.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
President UniversityErwin SitompulSDP 11/1 Lecture 11 Semiconductor Device Physics Dr.-Ing. Erwin Sitompul President University
Section 5: Thin Film Deposition part 1 : sputtering and evaporation
Thin films
CMOS Fabrication EMT 251.
From Principles of Electronic Materials and Devices, Third Edition, S.O. Kasap (© McGraw-Hill, 2005) These PowerPoint color diagrams can only be used by.
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Thin film technology, intro lecture
EMT362: Microelectronic Fabrication Multi Level Interconnect
Lecture 6 Metallization.
Bonding interface characterization devices
Metallization.
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Chapter 4.1 Metal-semiconductor (MS) junctions
METALLIZATION.
Beyond Si MOSFETs Part 1.
Presentation transcript:

EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7

EE143 – Ali Javey Multilevel Metallization

EE143 – Ali Javey FOX Si substrate ( InteMetal Oxide e.g. BPSG. Low-K dieletric) (e.g. PECVD Si Nitride) Multilevel Metallization Components

EE143 – Ali Javey Interconnect Resistance R I =R/L =  / (W Al T Al ) Interconnect-Substrate Capacitance C V  C/L = W Al  ox / T ox Interconnect-Interconnect Capacitance C L  C/L = T Al  ox / S Al * Values per unit length L Interconnect RC Time Delay

EE143 – Ali Javey Interconnect Requirements low ohmic resistance – interconnects material has low resistivity low contact resistance to semiconductor device reliable long-term operation

EE143 – Ali Javey Resistivity of Metals Commonly Used Metals Aluminum Titanium Tungsten Copper Less Frequently Utilized Nickel Platinum Paladium

EE143 – Ali Javey Ohmic Contact Formation Aluminum to p-type silicon forms an ohmic contact [Remember Al is p- type dopant] Aluminum to n-type silicon can form a rectifying contact (Schottky barrier diode) Aluminum to n+ silicon yields a tunneling contact

EE143 – Ali Javey For a uniform current density flowing across the contact area R c =  c / (contact area )  c of Metal-Si contacts ~ 1E-5 to 1E-7  -cm 2  c of Metal-Metal contacts < 1E-8  - cm 2 Metal Contact Area Heavily doped Semiconductor surface Contact Resistance Rc

EE143 – Ali Javey                  B s c Nh m    * 2 exp Approaches to lowering of contact resistance: 1) Use highly doped Si as contact semicodnuctor 2) Choose metal with lower Schottky barrier height  B is the Schottky barrier height N = surface doping concentration  c = specfic contact resistivity in ohm-cm 2           c V J  1 at V~0 m = electron mass h = Planck’s constant  = Si dielectric constant Specific contact resistivity Contact Resistivity

EE143 – Ali Javey Aluminum Spiking and Junction Penetration Silicon absorption into the aluminum results in aluminum spikes Spikes can short junctions or cause excess leakage Barrier metal deposited prior to metallization Sputter deposition of Al - 1% Si

EE143 – Ali Javey Alloying of Contacts

EE143 – Ali Javey Electromigration High current density causes voids to form in interconnections “Electron wind” causes movement of metal atoms

EE143 – Ali Javey Electromigration Copper added to aluminum to improve lifetime (Al, 4% Cu, 1% Si) Heavier metals (e. g. Cu) have lower activation energy

EE143 – Ali Javey Metal Deposition Techniques Sputtering has been the technique of choice –high deposition rate –capability to deposit complex alloy compositions –capability to deposit refractory metals –uniform deposition on large wafers –capability to clean contact before depositing metal CVD processes have recently been developed (e.g. for W, TiN, Cu) –better step coverage –selective deposition is possible –plasma enhanced deposition is possible for lower deposition temperature

EE143 – Ali Javey TiN –used as barrier-metal layer –deposition processes: Metal CVD Processes

EE143 – Ali Javey Electroplating

EE143 – Ali Javey Dual Damascene Process

EE143 – Ali Javey Salicides Self-Aligned Silicide on silicon and polysilicon Often termed “Salicide”

EE143 – Ali Javey Low-K Dielectrics

EE143 – Ali Javey Porous low-k dielectric examples