Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

Advancing Strained Silicon A O’Neill, S Olsen, University of Newcastle P-E Hellstrom, M Ostling, KTH K Lyutovich, E Kasper, University of Stuttgart.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Derek Wright Monday, March 7th, 2005
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Simplified Example of a LOCOS Fabrication Process
Chapter 2 Modern CMOS technology
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFETs SD Lab. SOGANG Univ. Doohyung Cho.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout

EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Applications: CO Gas Sensor
The Deposition Process
Device Fabrication Example
20th RD50 Workshop (Bari)1 G. PellegriniInstituto de Microelectrónica de Barcelona G. Pellegrini, C. Fleta, M. Lozano, D. Quirion, Ivan Vila, F. Muñoz.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Haga clic para modificar el estilo de texto del patrón Progress on p-type isolation technology M. Lozano, F. Campabadal, C. Fleta, S. Martí *, M. Miñano.
Fabrication of Active Matrix (STEM) Detectors
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
Status of the Low-Resistance (LowR) Strip Sensors Project CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
1 G. Pellegrini The 9th LC-Spain meeting 8th "Trento" Workshop on Advanced Silicon Radiation Detectors 3D Double-Sided sensors for the CMS phase-2 vertex.
SILICON DETECTORS PART I Characteristics on semiconductors.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
M. Lozano, C. Fleta*, G. Pellegrini, M. Ullán, F. Campabadal, J. M. Rafí CNM-IMB (CSIC), Barcelona, Spain (*) Currently at University of Glasgow, UK S.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Evaluation of the Low Resistance Strip Sensors (Low-R) Fabricated at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Silicon detector processing and technology: Part II
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Low Resistance Strip Sensors – RD50 Common Project – RD50/ CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
CERN, November 2005 Claudio Piemonte RD50 workshop Claudio Piemonte a, Maurizio Boscardin a, Alberto Pozza a, Sabina Ronchin a, Nicola Zorzi a, Gian-Franco.
25th RD50 Workshop (Bucharest) June 13th, Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona IMB-CNM, Barcelona (Spain)
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
RD50 funding request Fabrication and testing of new AC coupled 3D stripixel detectors G. Pellegrini - CNM Barcelona Z. Li – BNL C. Garcia – IFIC R. Bates.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
1 Updates on Punch-through Protection H. F.–W. Sadrozinski with C. Betancourt, A. Bielecki, Z. Butko, A. Deran, V. Fadeyev, S. Lindgren, C. Parker, N.
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
P. Fernández-Martínez – Optimized LGAD PeripheryRESMDD14, Firenze 8-10 October Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de.
Comparison of the AC and DC coupled pixels sensors read out with FE-I4 electronics Gianluigi Casse*, Marko Milovanovic, Paul Dervan, Ilya Tsurin 22/06/20161.
Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock
The Devices: MOS Transistor
Process integration 2: double sided processing, design rules, measurements
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock
I. Rashevskaya on behalf of the Slim5 Collaboration, Trieste Group
Prof. Haung, Jung-Tang NTUTL
Irradiation and annealing study of 3D p-type strip detectors
Bonding interface characterization devices
CMOS Process Flow.
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Fab. Example: Piezoelectric Force Sensor (1)
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Presentation transcript:

Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat, O. Beldarrain, M. Zabala, D. Quirion, M. Lozano, V. Fadeyev, A.A Grillo, H.F.-W. Sadrozinski Contact person: Miguel Ullán

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  Motivation  Baseline solution  Alternatives  Titanium Silicide (TiSi 2 )  Highly Doped Polysilicon (HDPoly)  Conclusions & future work Outline

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  In the scenario of a beam loss there is a large charge deposition in the sensor bulk and coupling capacitors can get damaged  Punch-Through Protection (PTP) structures used at strip end to develop low impedance to the bias line and evacuate the charge Motivation But…  Measurements with a large charge injected by a laser pulse showed that the strips can still be damaged  The implant resistance effectively isolates the “far” end of the strip from the PTP structure leading to the large voltages Proposed Solution:  To reduce the resistance of the strips: “Low-R strip sensors” V(far) V(near) “Far” end, no plateau.

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  Deposition of Aluminum on top of the implant: R □ (Al) ~ 0.04  /□  20  /cm (Drastic reduction of strip resistance!)  Metal layer deposition on top of the implant (first metal) before the coupling capacitance is defined (second metal).  Double-metal processing to form the coupling capacitor  A layer of high-quality dielectric is needed between metals for the coupling cap.  Deposited on top of the first Aluminum (not grown)  Low temperature processing needed not to degrade Al: T < 400 ºC –Plasma Enhanced CVD (PECVD) process at ºC  Triple-layer: TEOS oxide (1000 Å) + Si 3 N 4 (1000 Å) + TEOS oxide (1000 Å) Baseline solution

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov Laser scan results Vfar = Vnear A plateau is observed for both near and far laser injections on Vfar and on Vnear. When laser is fired on the near side, plateu is seen after 100 V bias. For the far side case, plateu is observed after 120 V.  Technological difficulties:  Double metal technology  Low temperature deposited oxide quality LowR 20 um PTP Laser injection: ‘near’ sideLaser injection: ‘far’ side

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov Other methods to obtain LowR sensors being studied:  Titanium Silicide (TiSi 2 ): allows the use of high temperature steps oxide deposition  oxide densification (high T)  higher quality  Highly Doped Polysilicon (HDPoly): allows the growth of thermal oxide after it Oxide is grown on the polysilicon  high quality oxide Back to “standard” process  Low-resistance strip sensors using these two alternative technological options have been fabricated at CNM Alternative technological solutions sheet R (Ohm/#)kOhm/cmstrip R (kOhm) Implant Metal TiSi Poly212.3

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  TiSi 2  Titanium Disilicide is a compound of Ti and Si  It is formed using a high temperature process (RTA) on a layer of Ti deposited on Si  A non-conductive layer of TiO 2 can also be formed which is non-conductive and has to be removed/avoided  The extra remaining Ti is selectively etched   the process is self-aligned  Higher leakage current in diodes (for thin implants)  TiSi 2 formation technology at CNM  100 nm Ti deposited  RTA  Low sheet resistance: ~1.2 ± 0.03 Ω/□ Good formation of TiSi 2 layer Titanium Silicide (TiSi 2 )

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  TiSi 2 MiM capacitors fabricated  Substrate is implanted as in strips  A layer of TiSi 2 in created as bottom plate of the capacitors in contact with Si  300 nm of oxide deposited at low T (PECVD)  Densification at 900 ºC, 30 min  Aluminim layer deposited and defined as top plate of the capacitors  Results  SIMS (Secondary Ion Mass Spectrometry) o Detection limit >10 15 cm -3 o No perfect calibration for TiSi 2 o Negligible effect on implant depth o TiSi 2 layer ~2.5 x Ti layer  % yield up to 100 V  Breakdown voltage >150 V TiSi 2 Capacitors P: <1  m SiO 2 : 0.3  m TiSi 2 : ~0.25  m

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov TiSi 2 Sensors (preliminary)  To form the low resistance strips a layer of TiSi 2 is formed on top of the implant  Self aligned process  no additional mask required  Good general performance of sensors  More than order of magnitud reduction in strip resistance (~0.7 k  cm)  No additional leakeage current observed

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  Polysilicon layer doped with liquid source (POCl 3, “Phosphoryl chloride”) in contact with the silicon implant (substitutes the metal layer)  High doping levels reached at high temperatures (1050ºC) and long times  Possibility to grow a thermal oxide on top of the polysilicon layer to form the coupling capacitor  Much higher quality oxide  Although risk of lower breakdown voltages  Higher thermal load of the process  Risk of dopant precipitates later in the process  HDPoly formation at CNM  DOE (thickness ↑, doping time ↓)  Good conductance: ~2.0 ± 0.04 Ω/□ Highly Doped Polysilicon W1w2w3w4w5 Poly thickn--+++ doping (t)-+-+- Resist (Ohm/sq)

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov Capacitors HDPoly  Capacitors:  Substrate is implanted as in sensors  Polysilicon is deposited and doped without mask (to form the bottom plate of the capacitors)  Thermal oxide is grown afterwards (200 nm)  Photolithography: to open contact to Poly  Aluminum sputtering  Photolithography: Capacitors’ top plate definition and contact to poly (bottom plate)  MIM capacitors  SIMS (Secondary Ion Mass Spectrometry) o Detection limit >10 17 cm -3 o Poly doping up to ~6 x cm -3 (implant ~2x10 20 ) o Not negligible effect on implant depth (>3 um) o Not important effect on sensor performance  % yield up to 20 V  V o 200 nm oxide thickness P: >3  m POLY: ~1.25  m

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov HDPoly Sensors (preliminary)  A layer of Polysilicon is deposited on top of the implant and then highly doped  Good general performance of sensors  One order of magnitud reduction in strip resistance (~1 k  cm)

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov Low-resistance strip sensors (LowR) proposed to extend the protection afforded by PTP structure to the entire active area of the sensor Implementation with Aluminum layer already demonstrated (see presentation at last RD50 meeting: ) New technological implementations have been fabricated  Titanium Silicide (TiSi 2 )  Improved oxide quality  Highly Doped Polysislicon (HDPoly)  High quality oxide + standard process Sensors fabricated and tested with good general performance  Future work o Complete tests on new devices with TiSi 2 and HDPoly o Laser tests on alternative technological solutions o Tests after irradiation Conclusions & future work

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov Extra slides

Miguel Ullán (CNM-Barcelona) RD50 meeting (CERN) – Nov  PTP design:  Design of experiments (DOE): varying p, s  d  Wafer design:  10 ATLAS-barrel-like sensors: “LowR sensors” –64 channels, ~2.3 mm long strips –First metal connected to the strip implant to reduce R strip –Each sensor with a different PTP geometry (with polysilicon bridge)  10 extra standard sensors for reference (no metal in implant). Identical design to the LowR but without metal strip on top of the implant Design d s p Bias rail Poly gate Implant s