Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 221 Lecture 22 Delta I DDQ Testing and Built-In Current Testing n Current limit setting n Testing.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.
9/15/05ELEC / Lecture 71 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Slides based on Kewal Saluja
March 23, 2001VLSI Test: Bushnell-Agrawal/Lecture 211 Lecture 21 I DDQ Current Testing n Definition n Faults detected by I DDQ tests n Vector generation.
Digital Testing: Current Testing
C H A P T E R 15 Memory Circuits
2007 MURI Review The Effect of Voltage Fluctuations on the Single Event Transient Response of Deep Submicron Digital Circuits Matthew J. Gadlage 1,2, Ronald.
Logic Families and Their Characteristics
Copyright 2001, Agrawal & BushnellLecture 2 Yield & Quality1 VLSI Testing Lecture 2: Yield & Quality n Yield and manufacturing cost n Clustered defect.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 19alt1 Lecture 19alt I DDQ Testing (Alternative for Lectures 21 and 22) n Definition n Faults detected.
Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
Dynamic SCAN Clock control In BIST Circuits
Dynamic Scan Clock Control In BIST Circuits Priyadharshini Shanmugasundaram Vishwani D. Agrawal
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 211 Lecture 21 I DDQ Current Testing n Definition n Faults detected by I DDQ tests n Vector generation.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 301 Lecture 30 IEEE JTAG Analog Test Access Port and Standard n Motivation n Bus overview n.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.
9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 17alt1 Lecture 17alt Analog Circuit Test (Alternative to Lectures 17, 18, 19 and 30)  Analog circuits.
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 171 Lecture 17 Analog Circuit Test -- A/D and D/A Converters  Motivation  Present state-of-the-art.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 20alt1 Lecture 20alt DFT: Partial, Random-Access & Boundary Scan n Definition n Partial-scan architecture.
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
1 adaptive body bias for reducing process variations nuno alves 19 / october / 2006.
IDDQ Signatures1 New Graphical I DDQ Signatures Reduce Defect Level and Yield Loss (U. S. Patent Pending) New Graphical I DDQ Signatures Reduce Defect.
Lecture 5 – Power Prof. Luke Theogarajan
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.
Lecture 7: Power.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
CROWNE Current Ratio Outlier With Neighbor Estimator Sagar S. SabadeDuncan M. Walker Department of Computer Science Texas A&M University College Station,
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
POWER AMPLIFIER (Additional Lecture Notes)
1 Adaptive On-Chip Test Strategies for Complex Systems V. Stopjaková Department of Microelectronics, STU Bratislava, Slovakia.
Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
Washington State University
ECE 7502 Project Final Presentation
CMOS Analog Design Using All-Region MOSFET Modeling 1 Chapter 11 MOSFET parameter extraction for design.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 41 Lecture 4 Yield Analysis & Product Quality n Yield and manufacturing cost n Clustered defect yield.
1 CSCE 932, Spring 2007 Yield Analysis and Product Quality.
Spring 2010, Mar 10ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 Gate Sizing Vishwani D. Agrawal James J. Danaher.
Basics of Energy & Power Dissipation
© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Analog to Digital Converters
EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang
Copyright Agrawal, 2007ELEC6270 Spring 09, Lecture 71 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Power Analysis: High-Level Vishwani.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
ELEC Digital Logic Circuits Fall 2014 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.
Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.
Operational Amplifiers Chapter 10 Boylestad Electronic Devices and Circuit Theory.
VLSI Testing Lecture 11: Analog Test
Definition Partial-scan architecture Historical background
VLSI Testing Lecture 2: Yield & Quality
Vishwani D. Agrawal James J. Danaher Professor
VLSI Testing Lecture 3: Fault Modeling
Presentation transcript:

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 221 Lecture 22 Delta I DDQ Testing and Built-In Current Testing n Current limit setting n Testing time issues Delta I DDQ testing (  I DDQ ) n Built-in current testing sensors n Summary

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 222 Current Limit Setting Should try to get it < 1  A n Histogram for 32 bit microprocessor

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 223 Hewlett-Packard / Sandia Laboratories Results n HP – static CMOS standard cell, 8577 gates, 436 FF n Sandia Laboratories – 5000 static RAM tests n Reject rate for various tests: Com- pany HP San- dia Reject Rates (%) Without I DDQ With I DDQ Without I DDQ With I DDQ Neither No Scan/ Funct Scan/ No Funct Both Functional Tests Scan and Functional Tests

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 224 Failure Distribution in Hewlett-Packard Chip

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 225 % Functional Failures After 100 Hours Life Test Work of McEuen at Ford Microelectronics

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 226 Lower / Upper I DDQ Test Time Limits – McEuen (Ford)

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 227 Delta I DDQ Testing -- Thibeault n Use derivative of I DDQ at test vector as current signature  I DDQ (i) = I DDQ (i) – I DDQ (i – 1) n Leads to a narrower histogram n Eliminates variation between chips and between wafers n P – probability of false test decisions

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 228 I DDQ Versus  I DDQ

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 229 Difference in Histograms n A – test escapes, B – yield loss

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2210 Parameters for Estimating P  def -- minimum |  I DDQ | peak from active defect,  g = good mean,  b = bad mean Symbol P iddq  gi  def  gi +  def  i 2  def Value Below P iddq Symbol P delta  gd (  0)  def  gd +  def  d 2 P delta 7.3e e e -6 Value Below -2e P iddq / P delta Dist. Param P  g  def  b  2 Values of P for different  def Values I DDQ  I DDQ 

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2211 Example Differential I DDQ Histogram n Better peak resolution with |  I DDQ (i) |, doubles point count

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2212  I DDQ Testing Results Item R YL (yield loss ratio) R TE (test escape ratio) P (= R YL + R TE ) Gain in test quality I DDQ 4.4e e -1 P iddq = 1.8e -1  I DDQ 3.5e e -3 P delta = 5.6e -3 P iddq / P delta = 31

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2213 I DDQ Built-in Current Testing – Maly and Nigh n Build current sensor into ground bus of device-under-test n Voltage drop device & comparator  Compares virtual ground V GND with V ref at end of each clock – V GND > V ref only in bad circuits  Activates circuit breaker when bad device found

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2214 Conceptual BIC Sensor

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2215 CMOS BIC Sensor

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2216 Setting Optimal # Transistors in Block n Must partition chip into functional units, each with its own BIC  Too large a unit – combined leakage currents erroneously trigger BIC sensor n I defmin – smallest defect current n I noisemax – maximum noise-related peak supply current n Minimum area sensor design at I defmin and I DDQ intersection n N max – maximum # transistors in 1 BIC unit

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2217 Graph for Choosing N max

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 2218 Summary n I DDQ current limit setting to differentiate between good and bad circuits is difficult n I DDQ testing is becoming more problematic  Greater leakage currents in MOSFETs in deep sub-micron technologies  Harder to discriminate elevated I DDQ from 100,000 transistor leakage currents  I DDQ holds promise to alleviate problems n Built-in current testing holds promise

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.