The Fastest Flash Programmer on the Planet

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

LOGO.  Concept:  Is read-only memory.  Do not lose data when power is lost.  ROM memory is used to produce chips with integrated.
System General Corp. AP350.
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
Chapter 1 and 2 Computer System and Operating System Overview
Chapter 1 and 2 Computer System and Operating System Overview
IT Systems Memory EN230-1 Justin Champion C208 –
Rensselaer Polytechnic Institute CSC 432 – Operating Systems David Goldschmidt, Ph.D.
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
®. Founded in 1991 Industry Leader: Offers industry’s widest range of programming solutions including: low- cost Universal programmers, High performance.
F1020/F1031 COMPUTER HARDWARE MEMORY. Read-only Memory (ROM) Basic instructions for booting the computer and loading the operating system are stored in.
© 2008 BPM Microsystems Confidential and Proprietary
AP900 Automated Programming System System General Corp. Introduction of System General AP900 Desktop Automated Programming System.
File System. NET+OS 6 File System Architecture Design Goals File System Layer Design Storage Services Layer Design RAM Services Layer Design Flash Services.
2. Memory. Main memory – speed & types Organization of RAM RAM – Random Access Mem Static RAM [SRAM] - In SRAM, a bit of data is stored using the state.
Chapter-4 Windows 2000 Professional Win2K Professional provides a very usable interface and was designed for use in the desktop PC. Microsoft server system.
© 2012 The McGraw-Hill Companies, Inc. All rights reserved. 1 Third Edition Chapter 6 Today’s Windows Windows Vista and Windows 7 McGraw-Hill.
Computer Maintenance Unit Subtitle: Basic Input/Output System (BIOS) Excerpted from 1 Copyright © Texas Education Agency, All.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
The Basic Input/Output System Unit objectives: Access the BIOS setup utility, change hardware configuration values, and research BIOS updates Explain the.
Rensselaer Polytechnic Institute CSCI-4210 – Operating Systems CSCI-6140 – Computer Operating Systems David Goldschmidt, Ph.D.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
Chapter 5 Internal Memory. Semiconductor Memory Types.
XELTEK Committed to Excellence. Company Overview Founded in 1991 Industry Leader: –Cost effective programming solutions for memory, µC and PLD –Programming.
Lecture 16: Storage and I/O EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014, Dr.
Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.
I/O Computer Organization II 1 Introduction I/O devices can be characterized by – Behavior: input, output, storage – Partner: human or machine – Data rate:
Operating Systems David Goldschmidt, Ph.D. Computer Science The College of Saint Rose CIS 432.
Server to Server Communication Redis as an enabler Orion Free
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
NAND Flash Failure Behavior Sponsored By Micron Technology Inc.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Computer Architecture Lecture 24 Fasih ur Rehman.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
© 2012 The McGraw-Hill Companies, Inc. All rights reserved. 1 Third Edition Chapter 6 Today’s Windows Windows Vista and Windows 7 McGraw-Hill.
Computer Maintenance I
بسم الله الرحمن الرحيم MEMORY AND I/O.
ECE 456 Computer Architecture Lecture #9 – Input/Output Instructor: Dr. Honggang Wang Fall 2013.
Information Systems Design and Development Technical Implications (Storage) Computing Science.
Computer Architecture Chapter (5): Internal Memory
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
1 The user’s view  A user is a person employing the computer to do useful work  Examples of useful work include spreadsheets word processing developing.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 2 Introduction to Routers.
Chapter Objectives In this chapter, you will learn:
© 2002, Cisco Systems, Inc. All rights reserved.
Module 12: I/O Systems I/O hardware Application I/O Interface
Chapter 2 Memory and process management
Memory COMPUTER ARCHITECTURE
Computer Hardware – System Unit
Computer Maintenance Unit Subtitle: Basic Input/Output System (BIOS)
XC Developed for a Better ISP Solution
Read Only Memory July 22, 2018.
Chapter III Desktop Imaging Systems & Issues
Introduction to Computers
General Presentation 2012.
RAID RAID Mukesh N Tekwani
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
Operating Systems Chapter 5: Input/Output Management
Operating System Concepts
Today’s agenda Hardware architecture and runtime system
Five Key Computer Components
BIOS Chapter 6.
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
RAID RAID Mukesh N Tekwani April 23, 2019
The bios.
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
Instructor Materials Chapter 5: Windows Installation
Module 12: I/O Systems I/O hardwared Application I/O Interface
Presentation transcript:

The Fastest Flash Programmer on the Planet BPM Flashstream The Fastest Flash Programmer on the Planet

Company Mission Statement BPM Microsystems' mission is to make it easy for our customers to program semiconductors with the highest quality at a competitive cost per device © 2007 BPM Microsystems

History of Revolutionary Products 1992 AMD high speed PLDs cause ground bounce and cannot be programmed BP-1200 solves problem 1994 Altera EPLDs ramps volume but causes programming bottleneck BP-2100 solves problem 1996 fine pitch TSOP devices ramp up in volume but bent leads cause problems BP-4100 solves problem © 2007 BPM Microsystems

Flash Forecast 2007 problem: flash programmers unable to keep up with flash shipments Source: IC Insights © 2007 BPM Microsystems

© 2007 BPM Microsystems

Introducing Flashstream Fastest flash programmer on the planet Fastest payback in the industry Fastest way to capture your competitors’ market share! © 2007 BPM Microsystems

Designed for High Density Flash Programs NAND and NOR Flash Programs 4 devices in one programming cycle Bad block replacement scheme for NAND flash Low voltage support © 2007 BPM Microsystems

System Specifications Maximum density 32Gb 32.7Gb memory per site Upgradeable memory to handle future densities © 2007 BPM Microsystems

Fastest on the Market 12 times faster than current 2710 technology for Samsung OneNAND™ KFG1216Q2A-DEB5 *Times are for quantity 4 of 512Mb Samsung OneNAND™ KFG1216Q2A-DEB5 with operations of erase, program, verify with random data pattern. **Times listed are for specific device. Results will vary based on device characteristics © 2007 BPM Microsystems

Serial NOR Flash Speed 7 times faster on erase, program, verify than current technology for SST25VF016B 61 times faster on verify function alone © 2007 BPM Microsystems

Compared to Competition Average programming time on Flashstream compared directly to nearest competitor: NAND flash memory - over 5 times faster Serial flash memory - over 9 times faster NOR flash memory - over 1.6 times faster © 2007 BPM Microsystems

Flashstream Comparison Times www.flashstream.bpmmicro.com Published programming times are full data patterns with no account of handling time. Programming times of Flash devices are typically linear in nature. The times listed here are full data patterns. Customers usually are only programming a fraction of the device. So if a customer is programming only 20% of a device you can multiply that by the listed programming time to get a better estimate. © 2007 BPM Microsystems

Times include 100% of chip programmed on 4 sockets NAND Fastest Times 2Gb in 31.1 seconds 1Gb in 19.8 seconds 512Mb in 11.1 seconds Times include 100% of chip programmed on 4 sockets © 2007 BPM Microsystems

Vector Engine Technology Provides the lowest possible programming overhead compared to theoretical minimum Utilizes proprietary co-processor design to hardware accelerate flash memory waveforms Enables peak verify bandwidth at 800 Mb/s (20ns cycle) on 4 devices simultaneously © 2007 BPM Microsystems

Vector Engine Technology Tester derived technology platform Faster speeds achieved through synchronous operation In most cases, programs at the theoretical limits of the silicon design, the faster the device, the faster the device is programmed. Ready for future devices © 2007 BPM Microsystems

Scalable Design Multiple Flashstream units can be connected to one computer to run the same programming job in concurrent programming™ mode Single units can be mechanically connected LED display identifies programmer number that corresponds to software instructions USB 2.0 Interface © 2007 BPM Microsystems

Flashstream Socket Cards Can program with one, two, three or four socket cards Only single socket card purchase for first article qualification Easy to remove and store with less space Active, Pass and Fail LED status indicators on each individual socket card Auto-start on continuity check option Controlled impedance path for signal integrity © 2007 BPM Microsystems

Flashstream Device support 2800F support from 150 devices at shipment Aug 1 to 490 currently for 11 different semiconductor manufacturers We are supporting new devices at no charge with purchase of equipment. This no charge support is only for devices that have a socket card developed to support that semiconductor package. If a new socket card needs to be designed, then a development charge will apply. All devices supported by 2800F are supported on HelixFS and 3000FS products. © 2007 BPM Microsystems

Data Integrity Zero overhead CRC32 verifies backing store data during each program and verify cycle Socket cards utilize connector with ground blade to provide controlled impedance path from Pin Driver to DUT Program and Erase cycles are controlled by DUT. Flashstream speeds programming by eliminating dead times but does not change internal DUT timing. © 2007 BPM Microsystems

BPWin Drives Flashstream Utilizes standard BPWin software which controls all BPM products Integrates existing jobmaster files Production friendly security and job setup Full control of programming jobs 1 year software warranty included © 2007 BPM Microsystems

Rugged Design Rigid aluminum chassis Modular design Robust production environment platform 1 year hardware warranty included © 2007 BPM Microsystems

Helix FS Automated Desktop Automated programming system 800 Devices per hour 2 Flashstream programming sites and 8 sockets Interchangeable with Universal programming sites © 2007 BPM Microsystems

3000FS Automated High volume programming system 1100 Devices per hour handler speed 4 Flashstream programming sites and 16 sockets Tape, tube, or tray input/output, with laser marking or labeling © 2007 BPM Microsystems

Flashstream Update What customers are saying? “You smoked the SG T9600” in a comparison test with a System General T9600 290 seconds versus 12 seconds with Flashstream When one customer switched from a 2710 to a Flashstream, programming time went from 420 seconds to 7 seconds on a 4Gb NAND part We are looking for more quotation like these; please get an agreement for endorsement at the time of the sale. © 2007 BPM Microsystems

New for BPWin 4.72 New for 4.72 November 11, 2007 BPWin release Serialization on 2800F for 4.72 Both simple and complex serialization is available on all 4 sockets Improved Bad Block management new tool for 4.72 Now 80% of Bad Block Management Scheme’s can be duplicated without a custom algorithm Faster Programming on newer technology NAND Improved STMicro Large Page Family 1Gb from 37.2 to 19.8 seconds – Vector engine compatible with factory cache mode All NAND options selections are saved inside the jobmaster file. It is important to understand that a custom algorithm will trigger a need to charge on any changes in the future. NAND memory is a commodity and users often wish to choose a lower priceThe custom bad block scheme cannot be transferred to another device without triggering a charge. © 2007 BPM Microsystems

Bad Block Management Scheme 5 basic elements to a Bad Block Management Scheme (BBM) Bad Block Replacement (BBR) Strategy Partitioning Error Correcting Code (ECC) algorithm Spare Area Placement Free Good Block Formatting There are really no “standard” bad block management schemes. Competitors use different combinations and calls them schemes, but they are really customer specific settings are not considered a standard in any sense of the word. © 2007 BPM Microsystems

NAND options – Bad Block Replacement (BBR)   Skip Bad Blocks - In this strategy, the replacement block is simply the next good physical block following the bad block in ascending order. This is the most common strategy when bulk pre-programming, and is best in terms of throughput (DPH) in the bulk pre-programming process. Reserve Block Area - This utilizes a specially reserved "reservoir" of blocks, generally at the end of the NAND device, to be used as replacements for Bad Blocks that are encountered in the main partitions, called the User Block Area (UBA). When a Bad Block is encountered during programming, the data pattern content originally destined for it is instead programmed into one of the Good Blocks in the RBA reservoir. Since this strategy is not linear in nature, a table must be maintained that maps Bad Blocks to the RBA replacement block. © 2007 BPM Microsystems

High performance socket modules Load cycles of 50,000 insertions for only about 50% more in cost over a standard socket card Currently only available for 0.8 pitch BGA’s under 169 pins. Other BGA pitches will be available soon. Designed specifically for lead-free BGA devices © 2007 BPM Microsystems

Problem Solved Fastest programming times Enables new applications, especially for very large patterns Reduces costs associated with product using NAND Flash © 2007 BPM Microsystems

Thank You !