8th February 2011Electronics for Commissioning1 Signal characteristics. Readout & electronics overview. Plan.

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
D. Peterson, “The Cornell/Purdue TPC”, LCWS05, Stanford, 21-March The Cornell/Purdue TPC Information available at the web site:
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
D. Peterson, “The Cornell/Purdue TPC”, ALCPG, Snowmass, 23-August The Cornell/Purdue TPC Information available at the web site:
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
Nilanga Liyanage University of Virginia UVa GEM Team Dr. Kondo Gnanvo, Dr. Vladimir Nelyubin, Kiadtisak Saenboonruang, Chao Gu, Xinzhan Bai, Jie Liu, Seth.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
John Coughlan CMS Week Mar FED Update FED Production Status Transition Card.
Development and Performance of the High Voltage Distribution System for the ALICE TRD A. Markouizos, P. Mantzaridis, P. Mitseas, A. Petridis, S. Potirakis,
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
Updates on GEMs characterization with APV electronics K. Gnanvo, N. Liyanage, K. Saenboonruang.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.
ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
Malte Hildebrandt, PSIMEG - Review Meeting / 1   e  Drift Chambers Charge Division Test Chamber Testsetup for Cosmics Chamber Construction.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
1Malcolm Ellis - Tracker Meeting - 28th November 2006 Electronics - Station Acceptance  Hardware: u 1 MICE cryostat with 1 VLPC cassette. u VME crate,
07-Jan-2010 Jornadas LIP 2010, Braga JC. Da SILVA Electronics systems for the ClearPEM-Sonic scanner José C. DA SILVA, LIP-Lisbon Tagus LIP Group * *J.C.Silva,
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
19 September 2006SuperNEMO tracker, Manchester status The SuperNEMO Tracker Manchester status Steve Snow Ray Thompson Stefan Soldner-Rembold Irina Nasteva.
New L2cal hardware and CPU timing Laura Sartori. - System overview - Hardware Configuration: a set of Pulsar boards receives, preprocess and merges the.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
RD51 Group Saha Institute of Nuclear Physics 14 February, 2014
Gueorgui ANTCHEV PH-TOT TOTEM Collaboration Meeting – March TOTEM System in H8 - Overview, Block Diagram and Main Characteristics Applications -
SBS / A1n DAQ Alexandre Camsonne 02/27/2013. APV25 Standard VME access ok : can configure board Check address assignment in VME64X crate Need to debug.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
PXIE Beam Instrumentation Status Update – Preparing for MEBT 1.1 Beam Vic Scarpine Feb. 9, 2016.
X SuperB Workshop - SLAC Oct 06 to Oct 09, 2009 A.Cotta Ramusino, INFN Ferrara 1 SuperB IFR: outline of the IFR prototype electronics A.C.R
Status of TRIUMF Prototype Studies Christopher Hearty University of British Columbia/IPP May 31, 2010.
Laboratoire de Physique Corpusculaire - Caen S. Drouet – FEAST Front-End Asic for Snemo Tracker Journées VLSI–PCB–FPGA–IAOCAO.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
Digital Acquisition: State of the Art and future prospects
Electronics for Range System Prototype Tests
Laser Geiger cell (update)
Muon Tomography Overview SUPERNEMO Tracker Electronics
CMS EMU TRIGGER ELECTRONICS
News on second coordinate readout
University of California Los Angeles
ALCT, TMB Status, Peripheral Crate Layout, CSC Event Display
The IFR Online Detector Control at the BaBar experiment at SLAC
UK ECAL Hardware Status
M. Krivda for the ALICE trigger project, University of Birmingham, UK
The IFR Online Detector Control at the BaBar experiment at SLAC
The Online Detector Control at the BaBar experiment at SLAC
Trigger issues for the CALICE beam test
Pre-installation Tests of the LHCb Muon Chambers
DAQ for SBS GEM SBS collaboration meeting August 6th 2019
Presentation transcript:

8th February 2011Electronics for Commissioning1 Signal characteristics. Readout & electronics overview. Plan.

Tracker Cells 8th February 2011Electronics for Commissioning2 electron anode signal time Signal Properties : The transverse distance is inferred from the drift time, which is the difference between the anode time and an external (calorimeter) time. Cathode times can be measured at the wire ends or, in principle, inferred from the shape of the anode pulse plus a singe cathode time to break the 2-fold degeneracy. Longitudinal distances calculated as : No information in pulse shape (Geiger mode) other than timing. Note :

Anode Pulse Structure 8th February 2011Electronics for Commissioning3 Real anode pulse : Pulse height mV (input impedance = 250Ω) Total pulse duration ~ μs

Tracker Decoupling and Readout Schematic 8th February 2011Electronics for Commissioning4

Geiger Card Schematic 8th February 2011Electronics for Commissioning5

Readout Timing Diagram 8th February 2011Electronics for Commissioning6

NEMO-3 Geiger Racks 8th February 2011Electronics for Commissioning7

NEMO-3 Electronics In-Situ 8th February 2011Electronics for Commissioning8

8th February 2011Electronics for Commissioning9 NEMO-3 Electronics In-Situ

HV Distribution Board 8th February 2011Electronics for Commissioning10

Planned Arrangement for Commissioning 8th February 2011Electronics for Commissioning11 Plan to use scintillators from MINOS ~ 1m×1m to trigger on cosmic rays : ……… Trigger signal for readout/DAQ In addition to DAQ work, need to prepare hardware – scintillators, frame etc.

Planned Arrangement for Commissioning 8th February 2011Electronics for Commissioning12 Adapting the Manchester DAQ Scale up from 90-cells to ~500 cells. Possible bandwidth bottlenecks ? Existing custom backplane only accommodates 4 cards, we need 13 cards. Use NEMO-3 crate or make an extended custom backplane. We’ll need to re-write readout software. Plan A is to adapt/extend the readout scheme for the 90-cell prototype at Manchester. [Plan B : recover and re-use the entire NEMO-3 DAQ system]

Manchester Backplane 8th February 2011Electronics for Commissioning13

8th February 2011Electronics for Commissioning14 Plan  Put the Geiger cards we have into a VME crate.  What to use for backplane – Manchester spare, custom/breadboard ?  Try reading them out over VME – start the development of the readout software etc. Do we have something we can start from ?  Develop a very simple signal generator capable of testing the Geiger cards.  Matt’s ideas for an FPGA development board based approach.  Doesn’t need to be complicated. We need to test 1800 channels or about 15 cards including spares – not impossible to do it by hand in batches of ~40 channels a time. If the basic unit of testing was a whole card (120 channels) that would be convenient.  Should also simulate the delayed “STOP” signals from the trigger system.  In March we will recover the racks themselves at MSSL.  Decide whether to use the NEMO-3 VME crates (already customised, but can we use our existing VME-USB card to read them out ?)  We’ll need to test (and possibly refurbish) the HV distribution cards.