® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.

Slides:



Advertisements
Similar presentations
Richard J. Mohr President, R. J. Mohr Associates, Inc.
Advertisements

1 Designing for DVI General Applications Considerations.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
ECEN 5004 – Digital Packaging Chapter 4 “Fundamentals of Electrical Package Design” Objectives: Introduction to electrical package design Signal integrity,
   >>> 
Fun With Stripline. Geometry and Parameters “The most important parameters of any transmission line are its characteristic impedance and phase velocity”-
Impact and Modeling of Anti-Pad Array on Power Delivery System
Time-domain Reflectometry (TDR) Measurements
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Crosstalk Overview and Modes.
Lecture 24: Interconnect parasitics
1 Lab Equipment. 2 TopicSlides DC Power Supply3-4 Digital Multimeter5-8 Function Generator9-12 Scope – basic controls13-20 Scope – cursors21-24 Scope.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors Jin Zhao Sigrity Inc.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
Layout Considerations of Non-Isolated Switching Mode Power Supply
Taking the Mystery out of Signal Integrity
1 Design Considerations and Improvement by Using Chip and Package Co-Simulation Yeong-Jar Chang, Meng-Xin Jiang, Chen-Wei Chang, Wang- Jin Chen, Faraday.
Module 5: Advanced Transmission Lines Topic 3: Crosstalk
PCB Layout Introduction
Impact of PCB routing techniques on EMC performance of High Speed Interfaces Presented on: March 13th, 2014.
Crosstalk Calculation and SLEM. 2 Crosstalk Calculation Topics  Crosstalk and Impedance  Superposition  Examples  SLEM.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
PCB Layout Introduction
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
PCB Traces CK Cheng CSE Dept. UCSD 1. PCB Traces 2.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Mar. 14th, 2006 EE597G Presentation:
© H. Heck 2008Section 2.71 Module 2:Measurement Topic 7:Time Domain Reflectometry OGI EE564 Howard Heck.
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
Impact of High Impedance Mid-Frequency Noise on Power Delivery Jennifer Hsiao-Ping Tsai.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
© H. Heck 2008Section 5.21 Module 5:Advanced Transmission Lines Topic 2: Intersymbol Interference OGI EE564 Howard Heck.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
Impedance Measurements on a PCB
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
Effects of Signal Return Path Discontinuity (RPD) & SSN One signal switching without reference plane change power via L G P L G P P G One signal switching.
Inductance Screening and Inductance Matrix Sparsification 1.
Interconnect II – Class 17
Power Line Communication for Hybrid Power/Signal Pin SOC Design CK Cheng CSE Dept, UC San Diego.
1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.
Chapter 2. High-speed properties of logic gates.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Silicon Valley Test Conference 2013
Adapter Board Design Changes
High-Speed Serial Link Layout Recommendations –
How to debug PMP systems A guideline for Application Engineers
Crosstalk Overview and Modes.
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
ITC 2016 PO 16: Testing Yield Improvement by Optimizing the Impedance of Power Delivery Network on DIB Jintao Shi Zaiman Chen.
High-Speed Serial Link Layout Recommendations –
Inductance Screening and Inductance Matrix Sparsification
Crosstalk Overview and Modes.
Crosstalk Overview and Modes.
Presentation transcript:

® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD Jin Zhao, Sigrity Inc. Contributor: Weimin Shi, Intel DPG, Raymond Chen (Sigrity) Chi-te Chen Intel WPD

® WPD WORKSTATION PRODUCTS DIVISION 2 Page 2 IEEE EPEP2000 1)The motivation of this study 2)How via impact on high speed digital signal 3)How Signal return path discontinuity impact on high speed digital signal 4)Correlation and measurements 5)Summary Agenda

® WPD WORKSTATION PRODUCTS DIVISION 3 Page 3 IEEE EPEP2000 Motivations of This Study Rambus needs less than 5 ps skew accuracy and +/- 125 ps skew budget. What are the major skew contributors for Rambus channel interconnection? Via discontinuity and coupling Return path discontinuity Manufacturing variation Impedance discontinuity Buffer Strength difference Cross talking ---even and odd modes Load variation

® WPD WORKSTATION PRODUCTS DIVISION 4 Page 4 IEEE EPEP2000 Via Discontinuity How via length impact the signal wave form and delay? How via coupling impact the signal wave form and delay? How termination via impact the signal wave form? Test Board for Rambus Study

® WPD WORKSTATION PRODUCTS DIVISION 5 Page 5 IEEE EPEP2000 How via length impact on high Speed digital signal quality Signal trace GND Via Via Inductance depending on its length -> impedance either

® WPD WORKSTATION PRODUCTS DIVISION 6 Page 6 IEEE EPEP2000 Waveform and Delay Comparison

® WPD WORKSTATION PRODUCTS DIVISION 7 Page 7 IEEE EPEP2000 How via coupling impact on high Speed digital signal quality Signal trace GND Via even coupling  increase via inductance  increase impedance Via odd coupling  decrease via inductance  decrease impedance

® WPD WORKSTATION PRODUCTS DIVISION 8 Page 8 IEEE EPEP2000 Via Coupling impact on waveform and Delay

® WPD WORKSTATION PRODUCTS DIVISION 9 Page 9 IEEE EPEP2000 Gnd Pwr ~ 35 Ohm28 OhmVcc Gnd Pwr ~ 35 Ohm28 OhmVcc Figure 6. Configuration of Rambus signal net How termination via impact the signal wave form?

® WPD WORKSTATION PRODUCTS DIVISION 10 Page 10 IEEE EPEP2000

® WPD WORKSTATION PRODUCTS DIVISION 11 Page 11 IEEE EPEP2000 PCB Signal Return Path Discontinuity How does a power reference plane impact the signal wave form and delay? How does via return path impact the signal wave form and delay? What is the difference between single line vs multiple line switching for RPD? How do different layer traces impact the signal wave form and delay?

® WPD WORKSTATION PRODUCTS DIVISION 12 Page 12 IEEE EPEP2000 How a power reference plane impact the signal wave form and delay? Signal trace GND VCC Via AC path through inductance and capacitance Local capacitance is frequency dependent Current have to flow to the ground plane through local capacitance and induce imaging current Referring a power plane will create return path discontinuity

® WPD WORKSTATION PRODUCTS DIVISION 13 Page 13 IEEE EPEP2000 Return Path Discontinuity & Via Coupling impact on waveform and Delay

® WPD WORKSTATION PRODUCTS DIVISION 14 Page 14 IEEE EPEP2000 What is the difference between single line vs multiple line switching for RPD? At Receivers: 1 line switching on S1 1 line switching on s6 8 line switching on s6

® WPD WORKSTATION PRODUCTS DIVISION 15 Page 15 IEEE EPEP2000 How via return path impact on high Speed digital signal quality Signal trace GND VCC GND Via Delay order: near ground via, far ground via, no ground via GND

® WPD WORKSTATION PRODUCTS DIVISION 16 Page 16 IEEE EPEP2000 How Ground Via impact on Skew and Waveform

® WPD WORKSTATION PRODUCTS DIVISION 17 Page 17 IEEE EPEP2000 Measurement Results for Four layers with 3 Line coupling

® WPD WORKSTATION PRODUCTS DIVISION 18 Page 18 IEEE EPEP2000 OR840 WS Board Benefits From Fundamental Studies With Speed97 More than 4000 outrigger system boards are shipped per week Fundamental studies: 1. Return path; 2. Via coupling; 3. Die-to-Termination channel analysis This is a very competitive product: Rambus IS on 4 Layer stack-up That is why IBM has ordered a big volume S1 GND S3 VCC Rambus signals Outrigger Board Stack-up:

® WPD WORKSTATION PRODUCTS DIVISION 19 Page 19 IEEE EPEP2000 Correlation

® WPD WORKSTATION PRODUCTS DIVISION 20 Page 20 IEEE EPEP2000 Power plane as ground return test pattern Via coupling test pattern Propagation delay test pattern for manufacturing variation Via characterization Pattern Test Board For Correlation(1998) Via characterization pattern

® WPD WORKSTATION PRODUCTS DIVISION 21 Page 21 IEEE EPEP2000 S1 GND S3 S4 VCC S6 400 mils 62 mils 100 mils 50 ohm Trace Via Via Coupling Pattern

® WPD WORKSTATION PRODUCTS DIVISION 22 Page 22 IEEE EPEP2000 Red Line --- no coupling, Blue Line -----Odd coupling Test Board Measurement of Via Even Mode Coupling

® WPD WORKSTATION PRODUCTS DIVISION 23 Page 23 IEEE EPEP2000 Red Line --- no coupling, Blue Line -----Odd coupling Test Board Measurement of Via Odd Mode Coupling

® WPD WORKSTATION PRODUCTS DIVISION 24 Page 24 IEEE EPEP2000 Via Coupling Skew Measurement and Simulation (Even/odd Modes) Via coupling skew depends on input signal skew

® WPD WORKSTATION PRODUCTS DIVISION 25 Page 25 IEEE EPEP2000 S1 GND S3 S4 VCC S6 400 mils 62 mils 50 ohm Trace Via Two Series Via Patterns for Correlation S1 GND S3 S4 VCC S6 62 mils

® WPD WORKSTATION PRODUCTS DIVISION 26 Page 26 IEEE EPEP2000 Speed97 Simulation Vs TDR Measurement Pattern 1 Red Line --- Measurement, Blue Line -----Speed97 ( done in 12/1998 at New York University at Binghamton by Weimin Shi )

® WPD WORKSTATION PRODUCTS DIVISION 27 Page 27 IEEE EPEP2000 Speed97 Simulation Vs TDR Measurement Pattern 2 Red Line --- Measurement, Blue Line -----Speed97 ( done in 12/1998 at New York University at Binghamton by Weimin Shi )

® WPD WORKSTATION PRODUCTS DIVISION 28 Page 28 IEEE EPEP2000 Summary Via discontinuity and coupling become a major signal skew contributor for high speed digital signals Power reference plane is another major signal skew contributor for high speed digital signals Synchronized signals should reference a same ground plane to avoid additional signal skew Return path discontinuity is due to non-uniform inductance and capacitance in signal paths