Parity Generator and Checker

Slides:



Advertisements
Similar presentations
Exclusive-OR and Exclusive-NOR Gates
Advertisements

Hamming Code.
10.1 Chapter 10 Error Detection and Correction Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Combinational Logic and Verilog. XORs and XNORs XOR.
Module 8.  In Module 3, we have learned about Exclusive OR (XOR) gate.  Boolean Expression AB’ + A’B = Y also A  B = Y  Logic Gate  Truth table ABY.
NETWORKING CONCEPTS. ERROR DETECTION Error occures when a bit is altered between transmission& reception ie. Binary 1 is transmitted but received is binary.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Parity. 2 Datasheets TTL:  CMOS: 
Unit 1 Protocols Learning Objectives: Understand the need to detect and correct errors in data transmission.
Error Detection/Correction Section 1.7 Section 3.9 Bonus Material: Hamming Code.
Synchronous - Asynchronous Data Transmission. Asynchronous ► The sender and receiver are not Synchronised. ► The sender sends only one character at a.
Error Detection and Correction.  Corrupted files  Attachments that won’t open  Files that won’t download  Videos that won’t play Errors occur when.
ECE 3130 – Digital Electronics and Design Lab 3 Multiplexers, Parity Generators, and Boolean functions using MUX Fall 2012 Allan Guan.
Chapter 10 Error Detection and Correction
Rutvi Shah1 ERROR CORRECTION & ERROR DETECTION Rutvi Shah2 Data can be corrupted during transmission. For reliable communication, errors must be detected.
Shashank Srivastava Motilal Nehru National Institute Of Technology, Allahabad Error Detection and Correction : Data Link Layer.
Additional Gates BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
RNJ 10/02/091 3 Computing System Fundamentals 3.6 Errors Prevention and Detection.
Digital Logic Lecture 4 Binary Codes The Hashemite University Computer Engineering Department.
E RROR D ETECTION A ND C ORRECTION C ODES Error Detection Code (Parity bit) Error Correction Code ( Hamming Code)
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
CIT 307 Online Data Communications Error Detection Module 11 Kevin Siminski, Instructor.
Unit 5 Lecture 2 Error Control Error Detection & Error Correction.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
Overview All data can be corrupted, for reliable communications we must be able to detect and correct errors implemented at the data link and transport.
Computer Communication & Networks Lecture 9 Datalink Layer: Error Detection Waleed Ejaz
ERROR DETECTING AND CORRECTING CODES -BY R.W. HAMMING PRESENTED BY- BALAKRISHNA DHARMANA.
1 © Unitec New Zealand CRC calculation and Hammings code.
Error Detection.
Computer Communication & Networks Lecture 10 Datalink Layer: Error Correction Waleed Ejaz
Data Link Layer. Data Link Layer Topics to Cover Error Detection and Correction Data Link Control and Protocols Multiple Access Local Area Networks Wireless.
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
1 Kyung Hee University Error Detection and Correction.
Error Detection & Correction  Data can be corrupted during transmission.  For reliable transmission, errors must be detected and corrected.  Error detection.
Reasons to  Binary With Mrs
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Data Link Layer PART III.
Combinational Logic: Other Gate Types
Computer Architecture Error Correcting Codes Ralph Grishman Oct (Text pp and B-65-67) NYU.
Data Link Layer 1. 2 Single-bit error 3 Multiple-bit error 4.
ERROR DETECTION AND CORRECTION Chapter 8 Data Communications & Networking ERROR DETECTION AND CORRECTION Chapter 8 First Semester 2007/2008.
Combinational Logic Design
10.1 Types of Errors 10.2 Detection 10.3 Error Correction.
ERROR DETECTION AND CORRECTION
ERROR CORRECTING CODES
Character coding schemes
ERROR DETECTION AND CORRECTION
2-6 Exclusive-OR Operator and Gates
Error Correcting Code.
OCR AS Level F451: Data transmission
Even/odd parity (1) Computers can sometimes make errors when they transmit data. Even/odd parity: is basic method for detecting if an odd number of bits.
Data Link Layer.
Error Detection Bit Error Rate(BER): It is the ratio of number Ne of errors appearing over a certain time interval t to the number Nt of 1 and 0 pulses.
Welcome to the presentation. Linear Block Codes Almost all block codes used today belong to a subset called linear block codes. The exclusive OR of two.
Dhanushiya. R I YEAR BSc COMPUTER TECHNOLOGY.  Error is a condition when the output information does not match with the input information. During transmission,
EET107/3 DIGITAL ELECTRONICS 1
King Fahd University of Petroleum and Minerals
Chapter 9 Error Detection and Correction
DATA COMMUNICATION Lecture-35.
Overview Part 3 – Additional Gates and Circuits
Error Correction Codes
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
DATA COMMUNICATION Lecture-33.
Chapter 9 Error Detection and Correction
Parity Generator and Checkers
DATA COMMUNICATION Lecture-34.
Lesson 3.7 Parity Error Checking
Error Detection Learning Objectives:
Presentation transcript:

Parity Generator and Checker

Parity bit A parity bit is a bit that is added to ensure that the number of bits with the value one in a set of bits is even or odd. Parity bits are used as the simplest form of error detecting code.

Parity bit

Types of parity bit There are two variants of parity bits Even parity bit  Odd parity bit

Even parity When using even parity, the parity bit is set to 1 if the number of ones in a given set of bits (not including the parity bit) is odd, making the entire set of bits (including the parity bit) even. Example of even parity is 00000000, 11010001

Odd parity bit When using odd parity, the parity bit is set to 1 if the number of ones in a given set of bits (not including the parity bit) is even, keeping the entire set of bits (including the parity bit) odd. Example of Odd parity is 10000000, 01010001

Odd and Even parity An even parity bit will be set to "1" if the number of 1's + 1 is even An odd parity bit will be set to "1" if the number of 1's +1 is odd.

8 bits including parity bit Parity bit table 7 bits of data (number of 1s) 8 bits including parity bit Even Odd 0000000 (0) 00000000 10000000 1010001 (3) 11010001 01010001 1101001 (4) 01101001 11101001 1111111 (7) 11111111 01111111

Parity generator and checkers Sender Receiver n-bit code Parity Generator (n+1)-bit code Checker Error

Even parity generator and checker for 3-bit codes X Y Z P E

Solution Use 3-bit odd function to generate even parity bit Use 4-bit odd function to check for errors in even parity codes Operation: (X,Y,Z) = (0,0,1) gives (X,Y,Z,P) = (0,0,1,1) and E = 0 If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error

The End ….. Thank you….